

### Network Camera Controller with JPEG Encoder



#### DESCRIPTIONS

S1S65010 is an optimum network camera controller IC for configuring Internet cameras. In addition to network/protocol process function, it also has camera interface and JPEG encoder function. Connecting a Flash ROM stored with a camera module, PHY for Ethernet and firmware to the S1S65010 enables simple configuration of the Internet camera. Image capturing from cameras and JPEG encoding is executed at the receipt of shutter command from a client. When the S1S65010 is operated as an HTTP server on the LAN, it sends image files to the client upon request. Capturing images and sending them to the designated client can be done full time, or at a constant frequency using internal timer, or at a trigger on an interrupt pin using external sensors or other device. Images can be sent as an attachment to the

S1S65010, equipped with GPIO and I2C bus, can configure cameras and control external devices such as a motor via these ports through the network. A sample software is supplied with this product.

#### **■ FEATURES**

- Enables the function of the internet camera without PC
- Compatible with S1S65000 pins. Software upper compatible with S1S65000.
- Realizes 30fps@VGA frame rate as a network camera.
- Works with a variety of camera modules up to 2 mega pixels (approx. 2 million pixels).
- Supports I<sup>2</sup>S for voice/audio data.
- Compresses images in JPEG format with hardware JPEG encoder (complies with ISO 10918)
- Can configure various control settings via the network
- Can send Images via e-mail
- Can save power consumption by using wake-up mode that changes status of start, shoot and pause on a regular
- Has a Compact Flash interface for a CF memory card or a wireless LAN interface (802.11b/g).
- One-chip solution, which can reduce system cost.
- ARM720T Rev 4.3 is built-in (with 8KB cache) 50MHz

#### **■** BUILT-IN FUNCTIONS

- 32Bit RISC ARM720T (50MHz)
- 32Bit-long codes and efficient 16bit-long codes (Thumb Code) can be selected for use
- 31 general-purpose 32 bit registers
- A multiplier is included in the CPU.

78KB Embedded RAM for CPU/JPEG/Ethernet Work

#### Camera input/JPEG encoder:

- 8 bit parallel interface YUV4-2-2 input
- Resolution up to approx. 1600 × 1200 (UXGA, SXGA, XGA, VGA, QVGA, CIF, QCIF)
- Supports ITU-R BT656 format
- Hardware JPEG encoder
- Max. 30 fps @VGA, 30 fps @CIF
- Maximum pixel clock frequency for camera data input: less than 2/3 of CPU clock

- Hardware JPEG encoder
- Resize function
- **Dedicated Line Buffer**
- Variable volume FIFO for JPEG encoder output
- · An enhanced DMA

#### Network:

- Ethernet Mac controller supporting 10/100 BASE Full duplex and Half duplex mode
- Media Independent Interface (IEEE 802.3 Clause 22 compliant)
- An enhanced DMA

#### **External Memory Controller:**

- 16 bit data bus
- Supports 2 to 128 MB SDRAM
- Supports static memory (Flash EEPROM/SRAM)
- (Maximum capacity : 16MB)
  3 Chip Select pins (Typically for SDRAM, Flash ROM and another chip).

#### **CF Card Interface:**

- CF+ Specification Rev.1.4 compliant.
- Usable as an interface for wireless LAN, PHS card, etc
- Supports True IDE mode

#### Standby function:

- The HALT function to stop the CPU clock when CPU operation is not required.
- Programmable I/O clock stop function for major I/O block clocks.

#### **Timer, Watchdog Timer:**

- 16-Bit timer × 3 channels
- Re-load/Cyclic or One Shot Operation Mode
- Supports toggle outputs from timer underflow or port outputs.
- Interrupt output or re-settable watchdog timer.

#### Serial Interface:

- UART: 16550 Software compatible × 1channel
- UART Lite: 16550 Software downward compatible (limited function) × 1channel
- SPI: Clock synchronous type × 1 channel
- · I2C master interface (camera Interface and
- general-purpose use)  $\ l^2S$  interface  $\times$  2 channels (audio support,  $l^2S$ standard compliant)

#### Interrupt Controller:

- Supports 32 IRQs and 2 FIQs.
- Real Time Clock:
- Supports day, hour, minute and second.
- The internal timer tap from 1/128 to 1/2 can be used as the interrupt source

Supports alarm function and interrupt.

#### **GPIO:**

General-purpose I/O port (up to 57 ports) Directions programmable for all ports.

Some ports are shared with other I/O functions.

#### **Power Supply:**

- 3.3V (I/O power supply)
- 1.8V (Core power supply)
- 1.8V (Analog power supply for PLL)
- 2.4V (Min.) 3.6V (Max.) (Camera I/O power supply)


#### Package:

TQFP 144 Pin (TQFP24) 16 × 16 × 1 mm 0.4mm Pin pitch


#### **■ SUPPORTING PROTOCOLS**

ARP, ICMP, IP, TCP, UDP, HTTPd, SMTP, DHCP, FTP, DNS resolver, telnet Necessary protocols can be added or updated by rewriting Flash ROM. Addition or update by the customer is also possible. Protocols are prepared as EPSON's sample software or partner's products.

#### ■ BLOCK DIAGRAM



### **■ PIN ASSIGNMENT**



Pin No.	Pin Name	Pin No.	Pin Name			
1	MA14	37	MD12			
2	MA15	38	MD13			
3	MA16	39	MD14			
4	MA17	40	MD15			
5	MA18	41	MDQML			
6	VSS	42	MDQMH			
7	MA19	43	HVDD1			
8	MCS2#	44	VSS			
9	MCS1#	45	MII_CRS			
10	MCS0#	46	MII_COL			
11	LVDD	47	MII_TXD3			
12	MOE#	48	MII_TXD2			
13	MWE0#	49	MII_TXD1			
14	MWE1#	50	LVDD			
15	HVDD1	51	MII_TXD0			
16	MCLKEN	52	MII_TXEN			
17	MCLK	53	MII_TXCLK			
18	VSS	54	MII_RXER			
19	MRAS#	55	VSS			
20	MCAS#	56	HVDD1			
21	MD0	57	MII_RXCLK			
22	MD1	58	MII_RXDV			
23	MD2	59	MII_RXD0			
24	MD3	60	MII_RXD1			
25	VSS	61	LVDD			
26	LVDD	62	MII_RXD2			
27	MD4	63	MII_RXD3			
28	MD5	64	MII_MDC			
29	MD6	65	MII_MDIO			
30	MD7	66	VSS			
31	HVDD1	67	CLKI			
32	MD8	68	PLLVSS			
33	MD9	69	VCP			
34	MD10	70	PLLVDD			
35	MD11	71	RESET#			
36	VSS	72	TESTEN			

73         TRST#         109         CMDATA5           74         TCK         110         CMDATA6           75         TMS         111         CMDATA7           76         TDI         112         VSS           77         TDO         113         LVDD           78         VSS         114         GPIOD0           79         GPIOA0         115         GPIOD1           80         GPIOA1         116         CFCE2#           81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR	Pin No.	Pin Name	Pin No.	Pin Name
74         TCK         110         CMDATA6           75         TMS         111         CMDATA7           76         TDI         112         VSS           77         TDO         113         LVDD           78         VSS         114         GPIOD0           79         GPIOA0         115         GPIOD1           80         GPIOA1         116         CFCE2#           81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0				
75         TMS         111         CMDATA7           76         TDI         112         VSS           77         TDO         113         LVDD           78         VSS         114         GPIOD0           79         GPIOA0         115         GPIOD1           80         GPIOA1         116         CFCE2#           81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1 <t< td=""><td></td><td></td><td></td><td></td></t<>				
76         TDI         112         VSS           77         TDO         113         LVDD           78         VSS         114         GPIOD0           79         GPIOA0         115         GPIOD1           80         GPIOA1         116         CFCE2#           81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2 <td< td=""><td>75</td><td>TMS</td><td>111</td><td>CMDATA7</td></td<>	75	TMS	111	CMDATA7
77         TDO         113         LVDD           78         VSS         114         GPIODO           79         GPIOA0         115         GPIODD           80         GPIOA1         116         CFCE2#           81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3	76	TDI	112	
78         VSS         114         GPIOD0           79         GPIOA0         115         GPIOD1           80         GPIOA1         116         CFCE2#           81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB7         133         LVDD	77	TDO	113	LVDD
80         GPIOA1         116         CFCE2#           81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4 <td< td=""><td>78</td><td></td><td>114</td><td>GPIOD0</td></td<>	78		114	GPIOD0
81         GPIOA2         117         CFCE1#           82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         136         MA6           10	79	GPIOA0	115	GPIOD1
82         GPIOA3         118         CFIORD#           83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101<	80	GPIOA1	116	CFCE2#
83         GPIOA4         119         CFIOWR#           84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKOUT         138         MA8           103 </td <td>81</td> <td>GPIOA2</td> <td>117</td> <td>CFCE1#</td>	81	GPIOA2	117	CFCE1#
84         GPIOA5         120         CFIREQ           85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104 </td <td>82</td> <td>GPIOA3</td> <td>118</td> <td>CFIORD#</td>	82	GPIOA3	118	CFIORD#
85         GPIOA6         121         CFRST           86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105 <td>83</td> <td>GPIOA4</td> <td>119</td> <td>CFIOWR#</td>	83	GPIOA4	119	CFIOWR#
86         GPIOA7         122         VSS           87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	84	GPIOA5	120	CFIREQ
87         HVDD1         123         HVDD1           88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	85	GPIOA6	121	CFRST
88         VSS         124         CFWAIT#           89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	86	GPIOA7	122	VSS
89         GPIOB0         125         CFSTSCHG#           90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	87	HVDD1	123	HVDD1
90         GPIOB1         126         CFDEN#           91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	88	VSS	124	CFWAIT#
91         GPIOB2         127         CFDDIR           92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	89	GPIOB0	125	CFSTSCHG#
92         GPIOB3         128         MA0           93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	90		126	CFDEN#
93         LVDD         129         MA1           94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	91		127	CFDDIR
94         GPIOB4         130         MA2           95         GPIOB5         131         MA3           96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	92	GPIOB3	128	MA0
95 GPIOB5 131 MA3 96 GPIOB6 132 VSS 97 GPIOB7 133 LVDD 98 VSS 134 MA4 99 CMHREF 135 MA5 100 CMVREF 136 MA6 101 CMCLKIN 137 MA7 102 CMCLKOUT 138 MA8 103 CMDATA0 139 HVDD1 104 CMDATA1 140 MA9 105 HVDD2 141 MA10	93	LVDD	129	MA1
96         GPIOB6         132         VSS           97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	94	GPIOB4	130	MA2
97         GPIOB7         133         LVDD           98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	95	GPIOB5		_
98         VSS         134         MA4           99         CMHREF         135         MA5           100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	96	GPIOB6		VSS
99 CMHREF 135 MA5 100 CMVREF 136 MA6 101 CMCLKIN 137 MA7 102 CMCLKOUT 138 MA8 103 CMDATA0 139 HVDD1 104 CMDATA1 140 MA9 105 HVDD2 141 MA10	97	GPIOB7	133	LVDD
100         CMVREF         136         MA6           101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10			134	MA4
101         CMCLKIN         137         MA7           102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10				_
102         CMCLKOUT         138         MA8           103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	100	•	136	MA6
103         CMDATA0         139         HVDD1           104         CMDATA1         140         MA9           105         HVDD2         141         MA10	101	CMCLKIN	137	MA7
104         CMDATA1         140         MA9           105         HVDD2         141         MA10	102	CMCLKOUT	138	MA8
105 HVDD2 141 MA10		•	139	
		_	140	_
106 CMDATA2 142 MA11				
107 CMDATA3 143 MA12				
108 CMDATA4 144 MA13	108	CMDATA4	144	MA13

Note: # at the right end of a pin name indicates an Low active signal.

#### **■ PIN DESCRIPTION**

#: # at the right end of a pin name indicates an active low signal.

I: Input pin
O: Output pin
IO: Bi-directional pin
P: Power Supply

**Cell Type Description** 

Cell Type	Description	Applicable pin example
ICS	LVCMOS Schmitt input	TCK, CLKI, RESET#
ICD1	LVCMOS input with pull down resistor (50kΩ @3.3V)	TESTEN
ICU1	LVCMOS input with pull up resistor (50kΩ@3.3V)	TMS, TDI
ICSU1	LVCMOS Schmitt input with pull up resistor	TRST#
BLNC4	Low noise LVCMOS IO buffer (±4mA)	MII
BLNC4U1	Low noise LVCMOS IO buffer with pull-up resistor (50kΩ@3.3V) (±4mA)	CF Interface
BLNC4D2	Low noise LVCMOS IO buffer with pull-down resistor (100kΩ@3.3V) (±4mA)	MD [15:0]
BLNS4	Low noise LVCMOS Schmitt IO buffer (±4mA)	GPIOA, GPIOB, GPIOD [1:0]
BLNS4D1	Low noise LVCMOS Schmitt IO buffer with pull-down resistor (50kΩ@3.0V) (±4mA)	Camera Interface
OLN4	Low noise output buffer (±4mA)	MEMC Interface (excluding MD)
OTLN4	Low noise Tri-state output buffer (±4mA)	TDO
OLTR	Low Voltage Transparent Output	VCP

#### **Pin Description**

Pin Name	Туре	Cell Type	Pin No.	Description			
(MA [23:22])	(I/O)	(BLNS4)	(97, 96)	See GPIOB[7:6] for more detail of these pins			
(MA [21:20])	(I/O)	(BLNS4)	(114-115)	See GPIOD[1:0] for more detail of these pins			
MA [19:12]	0	OLN4	7, 1-5, 143-144	Address outputs [19:12] Out of these, MA[15:14] become BA[1:0] as a bank address, when using SDRAM.			
MA 11	0	OLN4	142	This pin has the following functions:  • MA11: Address output 11 (Default pin function)  • CFREG# output  During the CompactFlash (CF) cycles, this signal behaves as REG# signal selecting attribute or I/O space of the CF card.			
MA [10:0]	0	OLN4	128-131, 134-138, 140-141	These pins have the following functions:  • MA[10:0]: Address outputs [10:0] (Default pin function)  • CFADDR[10:0] outputs  During the CF cycles, these signals become the CF interface address signals [10:0].			
MD [15:0]	I/O	BLNC4D2	21-24, 27-30, 32-35, 37-40	These pins have the following functions: • 16-bit Data bus for memory (Default pin function) • During the CF cycles, these pins become 16 bit data. • MODESEL[15:0]  At the power ON reset (RESET# is changed from LOW to HIGH), these pins are sampled to determine the internal operation mode. See "SYSTEM CONFIGURATION by MODESEL PIN" for more details. To determine the operation mode, a pull-up resistor may be required externally. (Resistor value:4.7k - 10kΩ range)			
MCS [2:0]#	0	OLN4	8-10	Chip select signals for memory (SDRAM and static memories) (Low active) MCS2# is for SDRAM			
MOE#	0	OLN4	12	This pin has the following functions:(Low active)  • MOE#: Read strobe signal for memory read cycle (Default pin function)  • CFOE# output  During the CF cycle, this signal becomes output enable signal for CF common memory or attribute space access.			

Pin Name	Туре	Cell Type	Pin No.	Description			
MWE0#	0	OLN4	13	This pin has the following functions:(Low active)  • MWE0#: Write Enable signal for memory (for static memory) (Default pin function)  • CFWE# output  During the CF cycle, this signal becomes write enable signal for CF common memory or attribute space access.			
MWE1#	0	OLN4	14	Write Enable signal for memory (for SDRAM) (Low active)			
MCLK	0	OLN4	17	Clock output signal for SDRAM  Outputs the same frequency as the Internal Operating Frequency (CPUCLK).			
MCLKEN	0	OLN4	16	Clock enable signal for SDRAM			
MRAS#	0	OLN4	19	RAS signal for SDRAM (Low active)			
MCAS#	0	OLN4	20	CAS signal for SDRAM (Low active)			
MDQML MDQMH	0	OLN4	41-42	These pins have the following functions:  • Byte enable signal (for static memory)  • DQM signal for SDRAM  MDQML and MDQMH correspond to lower byte and higher byte respectively.			
MII_TXCLK	I/O	BLNC4	53	This pin has the following functions:  • MILTXCLK: Clock TXCLK input for sending data from Media Independent Interface Ethernet PHY (hereafter referred to as MII PHY) (Default pin function; Select "Function 1")  • GPIOF7 input/output			
MII_TXEN	I/O	BLNC4	52	This pin has the following functions:  • MII_TXEN: Send output enable TXEN output to MII PHY (Default pin function; Select "Function 1")  • GPIOF6 input/output			
MII_TXD3	I/O	BLNC4	47	This pin has the following functions:  • MII_TXD3: Send data TXD3 output to MII PHY (Default pin function; Select "Function 1")  • GPIOF2 input/output			
MII_TXD2	I/O	BLNC4	48	This pin has the following functions:  • MII_TXD2: Send data TXD2 output to MII PHY  (Default pin function; Select "Function 1")  • GPIOF3 input/output			
MII_TXD1	I/O	BLNC4	49	This pin has the following functions:  • MII_TXD1: Send data TXD1 output to MII PHY  (Default pin function; Select "Function 1")  • GPIOF4 input/output			
MII_TXD0	I/O	BLNC4	51	This pin has the following functions:  • MII_TXD0: Send data TXD0 output to MII PHY  (Default pin function; Select "Function 1")  • GPIOF5 input/output			
MII_RXCLK	I/O	BLNC4	57	This pin has the following functions:  • MII_RXCLK: Receive data clock RXCLK input from MII PHY (Default pin function; Select "Function 1")  • GPIOG1 input/output			
MII_COL	I/O	BLNC4	46	This pin has the following functions:  • MII_COL: Collision COL detection input from MII PHY (Default pin function; Select "Function 1")  • GPIOF1 input/output			
MII_CRS	I/O	BLNC4	45	This pin has the following functions:  • MII_CRS: Carrier sense CRS input from MII PHY  (Default pin function; Select "Function 1")  • GPIOF0 input/output			
MII_RXDV	I/O	BLNC4	58	This pin has the following functions:  • MII_RXDV: Receive data valid RXDV input from MII PHY (Default pin function; Select "Function 1")  • GPIOG2 input/output			
MII_RXD[3:0]	I/O	BLNC4	59-60, 62-63	These pins have the following functions:  • MII_RXD[3:0]: Receive data RXD [3:0] input from MII PHY (Default pin function; Select "Function 1")  • GPIOG[6:3] input/output			

Pin Name	Туре	Cell Type	Pin No.	Description
MII_RXER	I/O	BLNC4	54	This pin has the following functions:  • MII_RXER: Receive error RXER for MII PHY (Default pin function; Select "Function 1")  • GPIOG0 input/output
MII_MDC	I/O	BLNC4	64	This pin has the following functions:  • MII_MDC: Management interface clock MDC output for MII PHY (Default pin function; Select "Function 1")  • GPIOG7 input/output
MII_MDIO	I/O	BLNC4	65	This pin has the following functions:  • MII_MDIO: Management interface data MDIO input/output for MII PHY (Default pin function; Select "Function 1")  • GPIOH0 input/output
CMDATA[7:0]	I/O	BLNS4D1	103-104, 106-111	These pins have the following functions:  • CMDATA[7:0]: YUV data from camera  After reset, theses pins become GPIOC[7:0] input. To use as the CMDATA[7:0] pin, select "Function 1" in the Bit[15:0] of the GPIOC pin function register.  • GPIOC[7:0] input/output (Default pin function)
CMVREF	I/O	BLNS4D1	100	This pin has the following functions:  • CMVREF: Vertical sync input from camera  After reset, this pin becomes GPIOD4 input. To use as the CMVREF pin, select "Function 1" in the Bit[9:8] of the GPIOD pin function register.  • GPIOD4 input/output (Default pin function)
CMHREF	I/O	BLNS4D1	99	This pin has the following functions:  • CMHREF: Horizontal sync input from camera  After reset, this pin becomes GPIOD5 input. To use as the CMHREF pin, select "Function 1" in the Bit [11:10] of the GPIOD pin function register.  • GPIOD5 input/output (Default pin function)
CMCLKOUT	I/O	BLNS4D1	102	This pin has the following functions:  • CMCLKOUT: Basic clock output to camera  After reset, this pin becomes GPIOD6 input. To use as the CMCLKOUT pin, select "Function 1" in the Bit [13:12] of the GPIOD pin function register.  • GPIOD6 input/output (Default pin function)
CMCLKIN	I/O	BLNS4D1	101	This pin has the following functions:  • CMCLKIN: Pixel clock input from camera  After reset, this pin becomes GPIOD7 input. To use as the CMCLKIN pin, select "Function 1" in the Bit [15:14] of the GPIOD pin function register.  • GPIOD7 input/output (Default pin function)
CFCE2#	I/O	BLNC4U1	116	This pin has the following functions:  • CFCE2#: Card Enable 2 CE2# for CompactFlash card Interface (hereafter referred to as CF) (Low active)  After reset, this pin becomes GPIOD2 input. To use as the CFCE2# pin, select "Function 1" in the Bit [5:4] of the GPIOD pin function register.  • GPIOD2 input/output (Default pin function)
CFCE1#	I/O	BLNC4U1	117	This pin has the following functions:  • CFCE1#: Card Enable 1 CE1# for CF (Low active)  After reset, this pin becomes GPIOD3 input. To use as the CFCE1# pin, select "Function 1" in the Bit [7:6] of the GPIOD pin function register.  • GPIOD3 input/output (Default pin function)
CFIORD#	I/O	BLNC4U1	118	This pin has the following functions:  • CFIORD#: IO Read strobe signal for CF (Low active)  After reset, this pin becomes GPIOE0 input. To use as the CFIORD# pin, select "Function 1" in the Bit [1:0] of the GPIOE pin function register.  • GPIOE0 input/output (Default pin function)  • I2S0_SD: Serial Data for I2S0 (Select "Function 2")

Pin Name	Туре	Cell Type	Pin No.	Description
CFIOWR#	I/O	BLNC4U1	119	This pin has the following functions:  • CFIOWR#: IO Write strobe signal for CF (Low active)  After reset, this pin becomes GPIOE1 input. To use as the CFIOWR# pin, select "Function 1" in the Bit [3:2] of the GPIOE pin function register.  • GPIOE1 input/output (Default pin function) • I2S0_SCK: Serial clock for I2S0 (Select "Function 2")
CFWAIT#	I/O	BLNC4U1	124	This pin has the following functions:  • CFWAIT#: Wait request input from CF (Low active)  After reset, this pin becomes GPIOE2 input. To use as the CFWAIT# pin, select "Function 1" in the Bit [5:4] of the GPIOE pin function register.  • MWAIT#: Wait signal for Memory controller (Low active) Uses the same pin with CFWAIT# signal (Select "Function 1") • GPIOE2 input/output (Default pin function)
CFRST	I/O	BLNC4U1	121	This pin has the following functions:  • CFRST: Reset signal to CF card  The signal is HIGH when the card is reset and LOW when the card is under normal operation.  After reset, this pin becomes GPIOE3 input. To use as the CFRST pin, select "Function 1" in the Bit [7:6] of the GPIOE pin function register.  • GPIOE3 input/output (Default pin function)  • 12S0_WS: Word select for I2SO (Select "Function 2")
CFIREQ	I/O	BLNC4U1	120	This pin has the following functions:  • CFIREQ: Interrupt request signal from CF card  After reset, this pin becomes GPIOE4 input. To use as the CFIREQ pin, select "Function 1" in the Bit [9:8] of the GPIOE pin function register.  • GPIOE4 input/output (Default pin function)
CFSTSCHG#	I/O	BLNC4U1	125	This pin has the following functions:  • CFSTSCHG#: Status change signal from CF card (Low active)  After reset, this pin becomes GPIOE5 input. To use as the CFSTSCHG# pin, select "Function 1" in the Bit [11:10] of the GPIOE pin function register.  • GPIOE5 input/output (Default pin function)  • I2S1_SD: Serial Data for I2S1 (Select "Function 2")
CFDEN#	I/O	BLNC4U1	126	This pin has the following functions:  • CFDEN#: CF Data Bus enable signal of CF card for external buffer (Low active)  After reset, this pin becomes GPIOE6 input. To use as the CFDEN# pin, select "Function 1" in the Bit [13:12] of the GPIOE pin function register.  • GPIOE6 input/output (Default pin function)  • I2S1_SCK: Serial clock for I2S1 (Select "Function 2")
CFDDIR	I/O	BLNC4U1	127	This pin has the following functions:  • CFDDIR: Data Bus Direction signal for CF When CF data is read, this pin becomes low. After reset, this pin becomes GPIOE7 input. To use as the CFDDIR pin, select "Function 1" in the Bit [15:14] of the GPIOE pin function register.  • GPIOE7 input/output (Default pin function) • I2S1_WS: Word select for I2S1 (Select "Function 2")
GPIOA0	I/O	BLNS4	79	This pin has the following functions:  • GPIOA0 input/output (Default pin function)  • TXD0: UART Send data output (Select "Function 1")
GPIOA1	I/O	BLNS4	80	This pin has the following functions:  • GPIOA1 input/output (Default pin function)  • RXD0: UART Receive data input (Select "Function 1")
GPIOA2	I/O	BLNS4	81	This pin has the following functions:  • GPIOA2 input/output (Default pin function)  • SPI_SS: Chip select for SPI (Select "Function 1")  • TXD1: UART Lite Send data output (Select "Function 2")

Pin Name	Туре	Cell Type	Pin No.	Description
GPIOA3	I/O	BLNS4	82	This pin has the following functions:  • GPIOA3 input/output (Default pin function)  • SPI_SCLK: Serial clock for SPI (Select "Function 1")  • RXD1: UART Lite Receive data input (Select "Function 2")
GPIOA4	I/O	BLNS4	83	This pin has the following functions:  • GPIOA4 input/output (Default pin function)  • SPI_MISO: Master In/Slave Out for SPI (Select "Function 1")
GPIOA5	I/O	BLNS4	84	This pin has the following functions:  • GPIOA5 input/output (Default pin function)  • SPI_MOSI: Master Out/Slave In for SPI (Select "Function 1")
GPIOA6	I/O	BLNS4	85	This pin has the following functions:  • GPIOA6 input/output (Default pin function)  • SCL: Clock for I <sup>2</sup> C input/output (Select "Function 1")
GPIOA7	I/O	BLNS4	86	This pin has the following functions:  • GPIOA7 input/output (Default pin function)  • SDA: Data for I <sup>2</sup> C input/output (Select "Function 1")
GPIOB0	I/O	BLNS4	89	This pin has the following functions:  • GPIOB0 input/output (Default pin function)  • IINT0 input  • I2S0_WS: Word select for I2S0 (Select "Function 2")
GPIOB1	I/O	BLNS4	90	This pin has the following functions:     GPIOB1 input/output (Default pin function)     INT1 input     RTS0#: UART Send request output (Select "Function 1")     I2S0_SCK: Serial clock for I2S0 (Select "Function 2")
GPIOB2	I/O	BLNS4	91	This pin has the following functions:     GPIOB2 input/output (Default pin function)     INT2 input     CTS0#: UART Sendable input (Select "Function 1")     I2S0_SD: Serial Data for I2S0 (Select "Function 2")
GPIOB3	I/O	BLNS4	92	This pin has the following functions:  • GPIOB3 input/output (Default pin function)  • INT3 input  • Timer0 output (Select "Function 1")  • I2S1_SD: Serial Data for I2S1 (Select "Function 2")
GPIOB4	I/O	BLNS4	94	This pin has the following functions:     GPIOB4 input/output (Default pin function)     INT4 input     Timer1 output (Select "Function 1")
GPIOB5	I/O	BLNS4	95	This pin has the following functions:  • GPIOB5 input/output (Default pin function)  • INT5 input  • Timer2 output (Select "Function 1")
GPIOB6	I/O	BLNS4	96	This pin has the following functions:     GPIOB6 input/output (Default pin function)     INT6 input     MA22: Address output pin 22 (Select "Function 1")     I2S1_SCK: Serial clock for I2S1 (Select "Function 2")
GPIOB7	I/O	BLNS4	97	This pin has the following functions:
GPIOD0	I/O	BLNS4	114	This pin has the following functions:  • GPIOD0 input/output (Default pin function)  • INT8 input  • MA20: Address output signal 20 (Select "Function 1")
GPIOD1	I/O	BLNS4	115	This pin has the following functions:  • GPIOD1 input/output (Default pin function)  • MA21: Address output signal 21 (Select "Function 1")

Pin Name	Туре	Cell Type	Pin No.	Description				
CLKI	I	ICS	67	32.768kHz Clock Input  Basic clock input to this chip. This clock is used as reference clock input for internal PLL to generate system clock.  This pin has a Schmitt trigger input buffer.				
VCP	0	OLTR	69	Test Pin for Built-in PLL This pin is used to monitor the PLL output when conducting a test. Make this pin open for normal operation.				
TRST#	I	ICSU1	73	Reset input for JTAG Interface (Low active)  This pin has a Schmitt trigger input buffer with pull-up resistor.				
TCK	ļ	ICS	74	Clock Input Pin for JTAG Interface This pin has a Schmitt trigger input buffer.				
TMS	I	ICU1	75	TMS Pin for JTAG Interface This pin has a built-in pull-up resistor.				
TDI	I	ICU1	76	Serial Data Input Pin for JTAG Interface This pin has a built-in pull-up resistor.				
TDO	0	OTLN4	77	Serial Data Output Pin for JTAG Interface				
TESTEN	I	ICD1	72	Test Enable (High active) This pin has a built-in pull-down resistor. Connect this pin to VSS or make it open for normal operation.				
RESET#	I	ICS	71	System Reset Signal (Low active) Even after HVDD1 and LVDD become stable at power on, keep RESET# active (LOW) for 100ms.				
HVDD1	Р	Р	15, 31, 43, 56, 87, 123, 139	Power supply for I/O cell : 3.3V (excluding camera interface)				
HVDD2	Р	Р	105	Power supply for Camera interface: 3.0 (Typical) 2.4V (Min.) - 3.6V (Max.)				
LVDD	Р	Р	11, 26, 50, 61, 93, 113, 133	Power supply for core (internal) : 1.8V				
PLLVDD	Р	Р	70	Power supply for analog (PLL): 1.8V  It is necessary to handle this as an analog power supply. Provides low noise and a stable power supply.				
PLLVSS	Р	Р	68	Ground for analog (PLL)  It is necessary to handle this as an analog power supply. Provide low noise and stable ground.				
VSS	Р	P	6, 18, 25, 36, 44, 55, 66, 78, 88, 98, 112, 122, 132	Common Ground for I/O cells, camera interface and core power supplies				

### ■ SYSTEM CONFIGURATION by MODESEL PIN

Pin Name	Pin Function	Value a	t resetting
		Low	High
MD0	MODESEL0	32kHz Mode	Reserved (for test) *
MD1	MODESEL1	Crystal oscillation stable time(3 sec)	Reserved (for test) *
MD2	MODESEL2	Normal operation	Reserved (for test) *
MD3	MODESEL3	Reserve	d (Use "0.")
MD4	MODESEL4	For USER setting	For USER setting
MD5	MODESEL5	For USER setting	For USER setting
MD6	MODESEL6	For USER setting	For USER setting
MD7	MODESEL7	For USER setting	For USER setting
MD8	MODESEL8	For USER setting	For USER setting
MD9	MODESEL9	For USER setting	For USER setting
MD10	MODESEL10	For USER setting	For USER setting
MD11	MODESEL11	For USER setting	For USER setting
MD12	MODESEL12	For USER setting	For USER setting
MD13	MODESEL13	For USER setting	For USER setting
MD14	MODESEL14	For USER setting	For USER setting
MD15	MODESEL15	For USER setting	For USER setting

<sup>\*</sup> Note : Do not configure the system using the "Reserved (for test)" value. IC may be damaged.

#### **■ PHYSICAL SPECIFICATION**

	Item	Features		
Power supply	Core system power supply (LVDD)	1.8V ± 0.15V		
	I/O system power supply (HVDD1)	$3.3 \text{V} \pm 0.30 \text{V}$		
	Camera interface power supply (HVDD2)	2.4V (Min.) - 3.6V (Max.)		
	PLL power supply (PLLVDD)	1.8V ± 0.15V (Analog power supply)		
Operating frequency	CPU	50MHz Max.		
Power consumption (reference value)		140mW (Typ.), 3mW (When the status is HALT and MII Interface stopped)		
Operative tem	perature	Ta = -40 to +85°C		
Package	•	TQFP 144 pin (TQFP24) 16 × 16 × 1 mm / 0.4mm Pin pitch		

### ■ MULTIPLEX PIN FUNCTION OF GPIO PIN AND PIN FUNCTION AFTER RESET

GPIOA0 G	after Reset	GPIO	INT	Address bus	UART/ UART Lite	I <sup>2</sup> C	SPI / I <sup>2</sup> S	Timer	Camera Interface	CF card	MII
I GEIOAU   G	SPIOA0	GPIOA0			TXD0						
GPIOA1 G	SPIOA1	GPIOA1			RXD0						
GPIOA2 G	SPIOA2	GPIOA2			TXD1		SPI_SS				
	SPIOA3	GPIOA3			RXD1		SPI_SCLK				
GPIOA4 G	SPIOA4	GPIOA4					SPI_MISO				
GPIOA5 G	SPIOA5	GPIOA5					SPI_MOSI				
GPIOA6 G	SPIOA6	GPIOA6				SCL					
GPIOA7 G	SPIOA7	GPIOA7				SDA					
GPIOB0 G	GPIOB0	GPIOB0	INT0				12S0_WS				
GPIOB1 G	SPIOB1	GPIOB1	INT1		RTS0#		I2S0_SCK				
GPIOB2 G	SPIOB2	GPIOB2	INT2		CTS0#		12S0_SD				
GPIOB3 G	SPIOB3	GPIOB3	INT3				12S1_SD	Timer0out			
GPIOB4 G	GPIOB4	GPIOB4	INT4					Timer1out			
GPIOB5 G	SPIOB5	GPIOB5	INT5					Timer2out			
GPIOB6 G	GPIOB6	GPIOB6	INT6	MA22			I2S1_SCK				
	SPIOB7	GPIOB7	INT7	MA23			12S1_WS				
CMDATA0 G	GPIOC0	GPIOC0							CMDATA0		
	GPIOC1	GPIOC1							CMDATA1		
	GPIOC2	GPIOC2							CMDATA2		
CMDATA3 G	GPIOC3	GPIOC3							CMDATA3		
CMDATA4 G	GPIOC4	GPIOC4							CMDATA4		
CMDATA5 G	GPIOC5	GPIOC5							CMDATA5		
CMDATA6 G	GPIOC6	GPIOC6							CMDATA6		
	GPIOC7	GPIOC7							CMDATA7		
GPIOD0 G	GPIOD0	GPIOD0	INT8	MA20							
GPIOD1 G	GPIOD1	GPIOD1		MA21							
CFCE2# G	GPIOD2	GPIOD2								CFCE2#	
CFCE1# G	GPIOD3	GPIOD3								CFCE1#	
CMVREF G	GPIOD4	GPIOD4							CMVREF		
CMHREF G	GPIOD5	GPIOD5							CMHREF		
CMCLKOUT G	SPIOD6	GPIOD6							CMCLKOU T		
CMCLKIN G	GPIOD7	GPIOD7							CMCLKIN		
CFIORD# G	SPIOE0	GPIOE0					12S0_SD			CFIORD#	
CFIOWR# G	GPIOE1	GPIOE1					I2S0_SCK			CFIOWR#	
CFWAIT# G	GPIOE2	GPIOE2								CFWAIT#/ MWAIT#	
CFRST G	SPIOE3	GPIOE3					12S0_WS			CFRST	
	GPIOE4	GPIOE4								CFIREQ	
CFSTSCHG# G	SPIOE5	GPIOE5					12S1_SD			CFSTSCHG#	
	SPIOE6	GPIOE6					I2S1_SCK			CFDEN#	
	GPIOE7	GPIOE7				İ	12S1_WS			CFDDIR	
	/II_CRS	GPIOF0									MII_CRS
		GPIOF1				İ					MII_COL
MII_TXD3 M	/II_TXD3	GPIOF2									MII_TXD3
	ЛII_TXD2	GPIOF3									MII_TXD2
	/II_TXD1	GPIOF4									MII_TXD1
	/II_TXD0	GPIOF5									MII_TXD0
	/II_TXEN	GPIOF6				İ					MII_TXEN
	/II_TXCLK	GPIOF7									MII_TXCLK
	/II_RXER	GPIOG0									MII_RXER
	/II_RXCLK	GPIOG1									MII_RXCLK
MII_RXDV M	/II_RXDV	GPIOG2									MII_RXDV
	/II_RXD0	GPIOG3				İ					MII_RXD0
	/II_RXD1	GPIOG4									MII_RXD1
	/II_RXD2	GPIOG5				İ					MII_RXD2
	/II_RXD3	GPIOG6									MII_RXD3
_	/II_MDC	GPIOG7				İ					MII_MDC
	/II_MDIO	GPIOH0									MII_MDIO


Function 1 : Function 1 Function 2 : Function 2

#### ■ STATUS OF PIN DURING RESET AND AFTER RESET

Pin Name	I/O Direction During Reset	Level During Reset	Built-In Resistances	Description
MA[19:0]	Output	Low (However, only bit11 is High.)	None	
MD[15:0]	Input	Low	Pull-down resistance	100kΩ
MCS[2]#	Output	Low	None	
MCS[1]#	Output	High	None	
MCS[0]#	Output	High	None	
MOE#	Output	High	None	
MWE0#	Output	High	None	
MWE1#	Output	Low	None	
MCLK	Output	MCLK(32KHZ)	None	
MCLKEN	Output	High	None	
MRAS#	Output	Low	None	
MCAS#	Output	High	None	
MDQML	Output	Low	None	
MDQMH	Output	Low	None	
MII_TXCLK	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
MII_TXEN	Output	Low	None	
MII_TXD[3:0]	Output	Undefined	None	Undefined until initialized
MII_RXCLK	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
MII_COL	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
MII_CRS	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
MII_RXDV	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
MII_RXD[3:0]	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
MII_RXER	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
MII_MDC	Output	Low	None	
MII_MDIO	Input	High-Z	None	Depends on external circuitry (normally MII-PHY)
CMDATA[7:0]	Input	Low	Pull-down resistance	$50k\Omega$
CMVREF	Input	Low	Pull-down resistance	50kΩ
CMHREF	Input	Low	Pull-down resistance	50kΩ
CMCLKOUT	Input	Low	Pull-down resistance	50kΩ
CMCLKIN	Input	Low	Pull-down resistance	50kΩ
CFCE2#	Input	High	Pull-up resistance	50kΩ
CFCE1#	Input	High	Pull-up resistance	50kΩ
CFIORD#	Input	High	Pull-up resistance	50kΩ
CFIOWR#	Input	High	Pull-up resistance	50κΩ
CFWAIT#	Input	High	Pull-up resistance	50κΩ
CFRST		High	Pull-up resistance	50κΩ
	Input			
CFIREQ	Input	High	Pull-up resistance	50kΩ
CFSTSCHG#	Input	High	Pull-up resistance	50kΩ
CFDEN#	Input	High	Pull-up resistance	50kΩ
CFDDIR	Input	High	Pull-up resistance	50kΩ
GPIOA[7:0]	Input	High-Z	None	Depends on external circuitry
GPIOB[7:0]	Input	High-Z	None	Depends on external circuitry
GPIOD[1:0]	Input	High-Z	None	Depends on external circuitry
CLKI	Input	High-Z	None	
VCP	Output	High-Z	None	Leave open
TRST#	Input	High	Pull-up resistance	50kΩ
TCK	Input	High-Z	None	
TMS	Input	High	Pull-up resistance	50kΩ
TDI	Input	High	Pull-up resistance	50kΩ
TDO	Output	High-Z	None	
TESTEN	Input	Low	Pull-down resistance	50kΩ
RESET#	Input	Low	None	

The following RESET value is decided depending on the content of each pin set.

#### **■ USAGE EXAMPLE**



#### NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

ARM.

ARM is a registered trademark of ARM.

CompactFlash is a registered trademark of Sandisk.

All other product names mentioned herein are trademarks and/or registered trademarks of their respective companies. ©Seiko Epson Corporation 2008, All rights reserved.

#### **SEIKO EPSON CORPORATION**

■ EPSON Electronic devices Website

http://www.epson.jp/device/semicon\_e/

IC Sales Department
IC International Sales Gloup
421-8 Hino, Hino-shi, Tokyo 191-8501, JAPAN
Phone: 042-587-5814 FAX: 042-587-5117

Document code: 405099104 First issue June, 2004 Printed June, 2008 in Japan