



CMOS 4-BIT SINGLE CHIP MICROCOMPUTER S1C60N08/60R08 Technical Manual S1C60N08 Technical Hardware/S1C60R08 Technical Hardware





S1C60N08/S1C60R08 Technical Manual

This publication consists of two manuals that explain the hardware specifications of the S1C60N08 and S1C60R08 (ROM emulator model for S1C60N08) CMOS 4-bit single chip microcomputers.

I. S1C60N08 Technical Hardware

This manual describes the functions, circuit configuration and control method of the S1C60N08.


II. S1C60R08 Technical Hardware

This manual describes the hardware specifications of the S1C60R08 except where the functions are the same as the S1C60N08.

The information of the product number change

Starting April 1, 2001, the product number will be changed as listed below. To order from April 1, 2001 please use the new product number. For further information, please contact Epson sales representative.

Configuration of product number



^{*1:} For details about tool types, see the tables below. (In some manuals, tool types are represented by one digit.)

Comparison table between new and previous number

S1C60 Family processors

<u> </u>	·
Previous No.	New No.
E0C6001	S1C60N01
E0C6002	S1C60N02
E0C6003	S1C60N03
E0C6004	S1C60N04
E0C6005	S1C60N05
E0C6006	S1C60N06
E0C6007	S1C60N07
E0C6008	S1C60N08
E0C6009	S1C60N09
E0C6011	S1C60N11
E0C6013	S1C60N13
E0C6014	S1C60140
E0C60R08	S1C60R08

S1C62 Family processors

Previous No.	New No.	Previous No.	New No.
E0C621A	S1C621A0	E0C6247	S1C62470
E0C6215	S1C62150	E0C6248	S1C62480
E0C621C	S1C621C0	E0C6S48	S1C6S480
E0C6S27	S1C6S2N7	E0C624C	S1C624C0
E0C6S37	S1C6S3N7	E0C6251	S1C62N51
E0C623A	S1C6N3A0	E0C6256	S1C62560
E0C623E	S1C6N3E0	E0C6292	S1C62920
E0C6S32	S1C6S3N2	E0C6262	S1C62N62
E0C6233	S1C62N33	E0C6266	S1C62660
E0C6235	S1C62N35	E0C6274	S1C62740
E0C623B	S1C6N3B0	E0C6281	S1C62N81
E0C6244	S1C62440	E0C6282	S1C62N82
E0C624A	S1C624A0	E0C62M2	S1C62M20
E0C6S46	S1C6S460	E0C62T3	S1C62T30

Comparison table between new and previous number of development tools

Development tools for the S1C60/62 Family

Previous No.	New No.	Previous No.	New No.	
ASM62	S5U1C62000A	DEV6262	S5U1C62620D	
DEV6001	S5U1C60N01D	DEV6266	S5U1C62660D	
DEV6002	S5U1C60N02D	DEV6274	S5U1C62740D	
DEV6003	S5U1C60N03D	DEV6292	S5U1C62920D	
DEV6004	S5U1C60N04D	DEV62M2	S5U1C62M20D	
DEV6005	S5U1C60N05D	DEV6233	S5U1C62N33D	
DEV6006	S5U1C60N06D	DEV6235	S5U1C62N35D	
DEV6007	S5U1C60N07D	DEV6251	S5U1C62N51D	
DEV6008	S5U1C60N08D	DEV6256	S5U1C62560D	
DEV6009	S5U1C60N09D	DEV6281	S5U1C62N81D	
DEV6011	S5U1C60N11D	DEV6282	S5U1C62N82D	
DEV60R08	S5U1C60R08D	DEV6S27	S5U1C6S2N7D	
DEV621A	S5U1C621A0D	DEV6S32	S5U1C6S3N2D	
DEV621C	S5U1C621C0D	DEV6S37	S5U1C6S3N7D	
DEV623B	S5U1C623B0D	EVA6008	S5U1C60N08E	
DEV6244	S5U1C62440D	EVA6011	S5U1C60N11E	
DEV624A	S5U1C624A0D	EVA621AR	S5U1C621A0E2	
DEV624C	S5U1C624C0D	EVA621C	S5U1C621C0E	
DEV6248	S5U1C62480D	EVA6237	S5U1C62N37E	
DEV6247	S5U1C62470D	EVA623A	S5U1C623A0E	

Previous No. New No. EVA623B S5U1C623B0E EVA623F S5U1C623B0E EVA6247 S5U1C62470E EVA6248 S5U1C62480E EVA6256R S5U1C62N51E1 EVA6256S S5U1C62N56E EVA6262S S5U1C6260E EVA6274S S5U1C62740E EVA6281S S5U1C62N81E EVA6282S S5U1C62N82E EVA6281S S5U1C62N82E EVA6281S S5U1C62N82E EVA6281S S5U1C62N82E EVA627S S5U1C62N30E EVA6S27S S5U1C63N2E2 EVA6S32RS S5U1C63N2E2 ICE62RS S5U1C62000H KIT6003S S5U1C60N03K KIT6004S S5U1C60N07K		
EVA623E S5U1C623E0E EVA6247 S5U1C62470E EVA6248 S5U1C62480E EVA6251R S5U1C62N51E1 EVA6256 S5U1C62050E EVA6262 S5U1C62600E EVA6274 S5U1C62740E EVA6281 S5U1C62740E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6281 S5U1C62N82E EVA62M1 S5U1C62N10E EVA6273 S5U1C62N30E EVA6273 S5U1C63N7E EVA6827 S5U1C6S3N7E EVA6832R S5U1C6S3N2E2 ICE62R S5U1C60N03K KIT6004 S5U1C60N04K	Previous No.	New No.
EVA6247 S5U1C62470E EVA6248 S5U1C62480E EVA6251R S5U1C62N51E1 EVA6256 S5U1C62N56E EVA6262 S5U1C62600E EVA6264 S5U1C62600E EVA6264 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6283 S5U1C62N81E EVA62T3 S5U1C62N10E EVA62T3 S5U1C6SN7E EVA6S32R S5U1C6SN2E2 ICE62R S5U1C60N03K KIT6004 S5U1C60N04K	EVA623B	S5U1C623B0E
EVA6248 S5U1C62480E EVA6251R S5U1C62N51E1 EVA6256 S5U1C62N56E EVA6262 S5U1C62600E EVA6266 S5U1C62600E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6287 S5U1C62N80E EVA6273 S5U1C62N10E EVA6273 S5U1C6SN7E EVA6S32R S5U1C6SN7E EVA6S32R S5U1C6SN0E2 KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA623E	S5U1C623E0E
EVA6251R S5U1C62N51E1 EVA6256 S5U1C62N56E EVA6262 S5U1C62620E EVA6266 S5U1C6260E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N81E EVA6281 S5U1C62N81E EVA6287 S5U1C62N82E EVA62M1 S5U1C62T30E EVA62T3 S5U1C6S2N72 EVA6S32R S5U1C6SN2E2 ICE62R S5U1C60N03K KIT6004 S5U1C60N04K	EVA6247	S5U1C62470E
EVA6256 S5U1C62N56E EVA6262 S5U1C62620E EVA6266 S5U1C62660E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C63N2E2 EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6248	S5U1C62480E
EVA6262 S5U1C62620E EVA6266 S5U1C62660E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6251R	S5U1C62N51E1
EVA6266 S5U1C62660E EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6256	S5U1C62N56E
EVA6274 S5U1C62740E EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C6C900H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6262	S5U1C62620E
EVA6281 S5U1C62N81E EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S227 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C6C000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6266	S5U1C62660E
EVA6282 S5U1C62N82E EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S227 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C6C2000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6274	S5U1C62740E
EVA62M1 S5U1C62M10E EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6281	S5U1C62N81E
EVA62T3 S5U1C62T30E EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6282	S5U1C62N82E
EVA6S27 S5U1C6S2N7E EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA62M1	S5U1C62M10E
EVA6S32R S5U1C6S3N2E2 ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA62T3	S5U1C62T30E
ICE62R S5U1C62000H KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6S27	S5U1C6S2N7E
KIT6003 S5U1C60N03K KIT6004 S5U1C60N04K	EVA6S32R	S5U1C6S3N2E2
KIT6004 S5U1C60N04K	ICE62R	S5U1C62000H
	KIT6003	S5U1C60N03K
KIT6007 S5U1C60N07K	KIT6004	S5U1C60N04K
	KIT6007	S5U1C60N07K

^{*2:} Actual versions are not written in the manuals.

I. S1C60N08 Technical Hardware

CONTENTS

CHAPTER 1	O vi	ERVIEW	I-1
	1.1	Configuration	
	1.2	Features	<i>I-1</i>
	1.3	Block Diagram	<i>I-2</i>
	1.4	Pin Layout Diagram	
	1.5	Pin Description	
	1.6	S1C60N08 Option List	
CHAPTER 2	Por	WER SUPPLY AND INITIAL RESET	<i>I-7</i>
cmm tex 2	2.1	Power Supply	
	2.2	Initial Reset	
		2.2.2 RESET terminal	
		2.2.3 Simultaneous high input to input ports (K00–K03)	
		2.2.4 Watchdog timer	
		2.2.5 Internal register at initial reset	I-10
	2.3	Test Terminal (TEST)	I-10
CHAPTER 3	CP	U, ROM, RAM	<i>I-11</i>
	3.1	CPU	
	3.2	ROM	
	3.3	RAM	
CHAPTER 4	PEF	RIPHERAL CIRCUITS AND OPERATION	
CHAPTER 4	P EF 4.1	RIPHERAL CIRCUITS AND OPERATION	I-12
CHAPTER 4			
CHAPTER 4	4.1	Memory Map	
CHAPTER 4	4.1	Memory MapResetting Watchdog Timer4.2.1 Configuration of watchdog timer4.2.2 Mask option	
CHAPTER 4	4.1	Memory Map	I-121-121-161-161-16
CHAPTER 4	<i>4.1</i> <i>4.2</i>	Memory Map	I-12 I-12 I-16 I-16 I-16 I-16 I-16
CHAPTER 4	4.1	Memory Map	I-121-121-161-161-161-161-161-16
CHAPTER 4	<i>4.1</i> <i>4.2</i>	Memory Map	I-121-121-161-161-161-161-161-17
CHAPTER 4	<i>4.1</i> <i>4.2</i>	Memory Map	I-121-161-161-161-161-161-171-17
CHAPTER 4	<i>4.1</i> <i>4.2</i>	Memory Map	I-121-161-161-161-161-171-171-17
CHAPTER 4	<i>4.1</i> <i>4.2</i>	Memory Map	I-121-121-161-161-161-171-171-181-19
CHAPTER 4	<i>4.1</i> <i>4.2</i>	Memory Map	I-121-121-161-161-161-171-171-171-181-19
CHAPTER 4	4.1 4.2 4.3	Memory Map Resetting Watchdog Timer 4.2.1 Configuration of watchdog timer 4.2.2 Mask option 4.2.3 Control of watchdog timer 4.2.4 Programming note Oscillation Circuit and Prescaler 4.3.1 Configuration of oscillation circuit and prescaler 4.3.2 OSC1 oscillation circuit 4.3.3 OSC3 oscillation circuit 4.3.4 Control of oscillation circuit and prescaler 4.3.5 Programming notes Input Ports (K00–K03, K10, K20–K23)	I-121-121-161-161-161-171-171-171-191-201-21
CHAPTER 4	4.1 4.2 4.3	Memory Map	I-121-121-161-161-161-171-171-171-181-191-201-21
CHAPTER 4	4.1 4.2 4.3	Memory Map Resetting Watchdog Timer 4.2.1 Configuration of watchdog timer 4.2.2 Mask option 4.2.3 Control of watchdog timer 4.2.4 Programming note Oscillation Circuit and Prescaler 4.3.1 Configuration of oscillation circuit and prescaler 4.3.2 OSC1 oscillation circuit 4.3.3 OSC3 oscillation circuit 4.3.4 Control of oscillation circuit and prescaler 4.3.5 Programming notes Input Ports (K00–K03, K10, K20–K23) 4.4.1 Configuration of input ports 4.4.2 Input comparison registers and interrupt function 4.4.3 Mask option	I-121-121-161-161-161-171-171-171-181-191-201-211-211-21
CHAPTER 4	4.1 4.2 4.3	Memory Map Resetting Watchdog Timer 4.2.1 Configuration of watchdog timer 4.2.2 Mask option 4.2.3 Control of watchdog timer 4.2.4 Programming note Oscillation Circuit and Prescaler 4.3.1 Configuration of oscillation circuit and prescaler 4.3.2 OSC1 oscillation circuit 4.3.3 OSC3 oscillation circuit 4.3.4 Control of oscillation circuit and prescaler 4.3.5 Programming notes Input Ports (K00–K03, K10, K20–K23) 4.4.1 Configuration of input ports 4.4.2 Input comparison registers and interrupt function 4.4.3 Mask option 4.4.4 Control of input ports	I-12
CHAPTER 4	4.1 4.2 4.3	Memory Map	I-12
CHAPTER 4	4.1 4.2 4.3	Memory Map	I-12
CHAPTER 4	4.1 4.2 4.3	Memory Map	I-12
CHAPTER 4	4.1 4.2 4.3	Memory Map	I-12
CHAPTER 4	4.1 4.2 4.3	Memory Map	I-12

4.6	I/O Ports (P00–P03, P10–P13)	I-31
7.0	4.6.1 Configuration of I/O ports	
	4.6.2 I/O control register and I/O mode	
	4.6.3 Mask option	
	4.6.4 Control of I/O ports	
	4.6.5 Programming notes	. I-33
4.7	Serial Interface (SIN, SOUT, SCLK)	I-34
,	4.7.1 Configuration of serial interface	
	4.7.2 Master mode and slave mode of serial interface	
	4.7.3 Data input/output and interrupt function	
	4.7.4 Mask option	
	4.7.5 Control of serial interface	
	4.7.6 Programming notes	. I-40
4.8	LCD Driver (COM0–COM3, SEG0–SEG47)	I-41
	4.8.1 Configuration of LCD driver	I_11
	4.8.2 Cadence adjustment of oscillation frequency	
	4.8.3 Mask option (segment allocation)	
	4.8.4 Control of LCD driver	
	4.8.5 Programming notes	. I-49
4.9	Clock Timer	I-50
	4.9.1 Configuration of clock timer	
	4.9.2 Interrupt function	
	4.9.3 Control of clock timer	
	4.9.4 Programming notes	. 1-32
4.10	Stopwatch Timer	<i>I-53</i>
	4.10.1 Configuration of stopwatch timer	. I-53
	4.10.2 Count-up pattern	
	4.10.3 Interrupt function	
	4.10.4 Control of stopwatch timer	
	4.10.5 Programming notes	
4.11	Sound Generator	<i>I-57</i>
	4.11.1 Configuration of sound generator	. I-57
	4.11.2 Frequency setting	
	4.11.3 Digital envelope	
	4.11.4 Mask option	
	4.11.5 Control of sound generator	
	4.11.6 Programming note	
4.12	Event Counter	
	4.12.1 Configuration of event counter	. I-62
	4.12.2 Switching count mode	. I-62
	4.12.3 Mask option	. I-63
	4.12.4 Control of event counter	
	4.12.5 Programming notes	
4.12		
4.13	Analog Comparator	
	4.13.1 Configuration of analog comparator	
	4.13.2 Operation of analog comparator	
	4.13.3 Control of analog comparator	. I-67
	4.13.4 Programming notes	
111		
4.14	Battery Life Detection (BLD) Circuit	
	4.14.1 Configuration of BLD circuit	
	4.14.2 Programmable selection of evaluation voltage	
	4.14.3 Detection timing of BLD circuit	
	4.14.4 Control of BLD circuit	. I-70
	4.14.5 Programming notes	. I-71

	4.15	Heavy Load Protection Function and Sub-BLD Circuit	<i>I-72</i>
		4.15.1 Heavy load protection function	<i>I-72</i>
		4.15.2 Operation of sub-BLD circuit	
		4.15.3 Control of heavy load protection function and sub-BLD circuit	
		4.15.4 Programming notes	<i>I-76</i>
	4.16	Interrupt and HALT	<i>I-77</i>
		4.16.1 Interrupt factors	
		4.16.2 Specific masks and factor flags for interrupt	
		4.16.3 Interrupt vectors	
		4.16.4 Control of interrupt and HALT	
		4.16.5 Programming notes	I-82
CHAPTER 5	SUM	MARY OF NOTES	<i>I-83</i>
	5.1	Notes for Low Current Consumption	<i>I-83</i>
	5.2	Summary of Notes by Function	<i>I-84</i>
	5.3	Precautions on Mounting	<i>I-89</i>
CHAPTER 6	BAS	IC EXTERNAL WIRING DIAGRAM	<i>I-91</i>
CHAPTER 7	ELE	CTRICAL CHARACTERISTICS	<i>I-93</i>
	7.1	Absolute Maximum Rating	
	7.2	Recommended Operating Conditions	<i>I-93</i>
	7.3	DC Characteristics	<i>I-94</i>
	7.4	Analog Circuit Characteristics and Current Consumption	<i>I-95</i>
	7.5	Oscillation Characteristics	<i>I-98</i>
CHAPTER 8	PAC	KAGE	<i>I-99</i>
	8.1	Plastic Package	
	8.2	Ceramic Package for Test Samples	I-100
CHAPTER 9	PAD	LAYOUT	
	9.1	Diagram of Pad Layout	<i>I-101</i>
	9.2	Pad Coordinates	<i>I-102</i>

CHAPTER 1 OVERVIEW

The S1C60N08 Series is a single-chip microcomputer made up of the 4-bit core CPU S1C6200C, ROM (4,096 words \times 12 bits), RAM (832 words \times 4 bits), LCD driver, serial interface, event counter with dial input function, watchdog timer, and two types of time base counter. Because of its low-voltage operation and low power consumption, this series is ideal for a wide range of applications, and is especially suitable for battery-driven systems.

1.1 Configuration

The S1C60N08 Series is configured as follows, depending on supply voltage and oscillation circuits.

Table 1.1.1 Model configuration

Model	S1C60N08	S1C60A08	S1C60L08
Supply voltage	3.0 V	3.0 V	1.5 V
Oscillation	OSC1 only	OSC1 and OSC3	OSC1 only
circuit	(Single clock)	(Twin clock)	(Single clock)
Evaluation tool	S1C6	_	

1.2 Features

Table 1.2.1 Features

Model		S1C60N08/S1C60R08	S1C60L08	S1C60A08/S1C60R08								
OSC1 oscillati	ion circuit	Crystal oscillatio	on circuit 32.768 kHz (Typ.)/38	3.400 kHz (Typ.)								
OSC3 oscillati	ion circuit	_		CR or ceramic oscillation								
				circuit (selected by mask								
				option) 500 kHz (Typ.)								
Instruction set			108 types									
Instruction exe	ecution time	153 μsec, 2	214 μ sec, 366 μ sec (CLK = 32	.768 kHz)								
(differs depen	ding on instruction)	130 µsec,	182 μsec, 313 μsec (CLK = 38	.400 kHz)								
(CLK: CPU op	peration frequency)	– 10 μsec, 14 μsec, 24 μ										
				(CLK = 500 kHz)								
ROM capacity	1	$4,096 \text{ words} \times 12 \text{ bits}$										
RAM capacity	'	832 words × 4 bits										
Input ports		9 bits (pull-down resistor can be added by mask option)										
Output ports		8 bits (BZ, BZ, F	FOUT and SIOF outputs are av	ailable by mask option)								
I/O ports		8 bits (pull-dow	n resistor is added during inpu	t data read-out)								
Serial interfac	е	1 port (8-bit clock synchronous system)										
LCD driver			4, 3, or 2 commons (selected by									
		V-3 V 1/4, 1/3 or	r 1/2 duty (voltage regulator ar	d booster circuits built-in)								
Time base cou	unter	Two types (timer and stopwatch)										
Watchdog time		Built-in (can be disabled by mask option)										
Event counter	•	Two 8-bit inputs (dial input evaluation or independent)										
Sound genera	ntor	Progra	mmable in 8 sounds (8 frequen	ncies)								
		Digital envelop	pe built-in (can be disabled by	mask option)								
Analog compa			ed input \times 1, non-inverted inpu									
Battery low de	etection circuit		programmable in 8 values and	a fixed value)								
(BLD)		2.4 V, 2.2–2.55 V	1.2 V, 1.05–1.4 V	2.4 V, 2.2–2.55 V								
External interr			Input interrupt: 3 systems									
Internal interru	upt		e base counter interrupt: 2 syste									
			rial interface interrupt: 1 system									
Supply voltage		3.0 V (1.8–3.5 V)	1.5 V (0.9–1.7 V)	3.0 V (2.2–3.5 V)								
Current	CLK= 32.768 kHz	1.0 μΑ	1.0 μΑ	1.1 μΑ								
consumption	(when halted)											
(Typ. value)	CLK= 32.768 kHz	2.2 μΑ	2.2 μΑ	3.0 μΑ								
	(when executed)											
	CLK= 500 kHz	-	_	50 μΑ								
	(when executed)											
Form when sh	nipped	QFF	P5-100pin, QFP15-100pin or c	hip								

1.3 Block Diagram





Fig. 1.3.1 Block diagram

1.4 Pin Layout Diagram


QFP5-100pin



No.	Pin name						
1	COM1	26	SEG24	51	SEG0	76	P10
2	COM0	27	TEST	52	AMPP	77	R03
3	SEG47	28	SEG23	53	AMPM	78	R02
4	SEG46	29	SEG22	54	K23	79	R01
5	SEG45	30	SEG21	55	K22	80	R00
6	SEG44	31	SEG20	56	K21	81	R12
7	SEG43	32	SEG19	57	K20	82	R11
8	SEG42	33	SEG18	58	K10	83	R10
9	SEG41	34	SEG17	59	K03	84	R13
10	SEG40	35	SEG16	60	K02	85	Vss
11	SEG39	36	SEG15	61	K01	86	RESET
12	SEG38	37	SEG14	62	K00	87	OSC4
13	SEG37	38	SEG13	63	SIN	88	OSC3
14	SEG36	39	SEG12	64	SOUT	89	Vs1
15	SEG35	40	SEG11	65	N.C.	90	OSC2
16	SEG34	41	SEG10	66	SCLK	91	OSC1
17	SEG33	42	SEG9	67	P03	92	Vdd
18	SEG32	43	SEG8	68	P02	93	VL3
19	SEG31	44	SEG7	69	P01	94	VL2
20	SEG30	45	SEG6	70	P00	95	V _{L1}
21	SEG29	46	SEG5	71	N.C.	96	CA
22	SEG28	47	SEG4	72	N.C.	97	CB
23	SEG27	48	SEG3	73	P13	98	N.C.
24	SEG26	49	SEG2	74	P12	99	COM3
25	SEG25	50	SEG1	75	P11	100	COM2

N.C. = No connection

QFP15-100pin



No.	Pin name						
1	SEG47	26	SEG23	51	AMPP	76	R02
2	SEG46	27	SEG22	52	AMPM	77	R01
3	SEG45	28	SEG21	53	K23	78	R00
4	SEG44	29	SEG20	54	K22	79	R12
5	SEG43	30	SEG19	55	K21	80	R11
6	SEG42	31	SEG18	56	K20	81	R10
7	SEG41	32	SEG17	57	K10	82	R13
8	SEG40	33	SEG16	58	K03	83	Vss
9	SEG39	34	SEG15	59	K02	84	RESET
10	SEG38	35	SEG14	60	K01	85	OSC4
11	SEG37	36	SEG13	61	K00	86	OSC3
12	SEG36	37	SEG12	62	SIN	87	Vs1
13	SEG35	38	N.C.	63	SOUT	88	OSC2
14	SEG34	39	SEG11	64	N.C.	89	OSC1
15	SEG33	40	SEG10	65	SCLK	90	Vdd
16	SEG32	41	SEG9	66	N.C.	91	VL3
17	SEG31	42	SEG8	67	P03	92	VL2
18	SEG30	43	SEG7	68	P02	93	V _{L1}
19	SEG29	44	SEG6	69	P01	94	CA
20	SEG28	45	SEG5	70	P00	95	CB
21	SEG27	46	SEG4	71	P13	96	N.C.
22	SEG26	47	SEG3	72	P12	97	COM3
23	SEG25	48	SEG2	73	P11	98	COM2
24	SEG24	49	SEG1	74	P10	99	COM1
25	TEST	50	SEG0	75	R03	100	

N.C. = No connection

Fig. 1.4.1 Pin layout

1.5 Pin Description

Table 1.5.1 Pin description

D'	Pin	No.	1/0	Formula					
Pin name	QFP5-100	QFP15-100	I/O	Function					
Vdd	92	90	(I)	Power supply pin (+)					
Vss	85	83	(I)	Power supply pin (-)					
Vs1	89	87	-	Oscillation and internal logic system voltage output pin					
VL1	95	93	-	LCD drive voltage output pin (approx1.05 V or 1/2·VL2)					
VL2	94	92	-	LCD drive voltage output pin (2·VL1 or approx2.10 V)					
VL3	93	91	-	LCD drive voltage output pin (3·VL1 or 3/2·VL2)					
CA, CB	96, 97	94, 95	-	Boost capacitor connecting pin					
OSC1	91	89	I	Crystal oscillation input pin					
OSC2	90	88	О	Crystal oscillation output pin					
OSC3	88	86	I	CR or ceramic oscillation input pin * (N.C. for S1C60N08 and S1C60L08)					
OSC4	87	85	О	CR or ceramic oscillation output pin * (N.C. for S1C60N08 and S1C60L08)					
K00-K03	62–59	61–58	I	Input port pin					
K10	58	57	I	Input port pin					
K20-K23	57–54	56–53	I	Input port pin					
P00-P03	70–67	70–67	I/O	I/O port pin					
P10-P13	76–73	74–71	I/O	I/O port pin					
R00-R03	80–77	78–75	О	Output port pin					
R10	83	81	О	Output port pin or BZ output pin *					
R13	84	82	О	Output port pin or BZ output pin *					
R11	82	80	О	Output port pin or SIOF output pin *					
R12	81	79	О	Output port pin or FOUT output pin *					
SIN	63	62	I	Serial interface data input pin					
SOUT	64	63	О	Serial interface data output pin					
SCLK	66	65	I/O	Serial interface clock input/output pin					
AMPP	52	51	I	Analog comparator non-inverted input pin					
AMPM	53	52	I	Analog comparator inverted input pin					
SEG0-47	51–28, 26–3	50–39,	О	LCD segment output pin					
		37–26, 24–1		or DC output pin *					
COM0-3	2, 1, 100, 99	100–97	0	LCD common output pin (1/2, 1/3 or 1/4 duty are selectable *)					
RESET	86	84	I	Initial reset input pin					
TEST	27	25	I	Input pin for test					

^{*} Can be selected by mask option

1.6 S1C60N08 Option List

Multiple specifications are available in each option item as indicated in the Option List. Select the specifications that meet the target system. Be sure to record the specifications for unused ports too, according to the instructions provided.

1.	DEVICE TYPE		
	DEVICE TYPE	☐ 1. S1C60N08	(Normal Type)
		☐ 2. S1C60L08	(Low Power Type)
		☐ 3. S1C60A08	(Twin Clock Type)
	• CLOCK TYPE (for Evaluation board)	□ 1. 32 kHz	☐ 2. 38 kHz
2.	OSC3 SYSTEM CLOCK (only for S	IC60A08)	
		□ 1. CR	☐ 2. Ceramic

3.	MULTIPLE KEY ENTRY RESET		
	• COMBINATION	☐ 1. Not Use	
		☐ 2. Use K00, K01	
		☐ 3. Use K00, K01, K02	
		☐ 4. Use K00, K01, K02, K	.03
	TIME AUTHORIZE		□ 2. Not Use
	WATOUROGINER		
4.	WATCHDOG TIMER		
		☐ 1. Use	☐ 2. Not Use
5.	INPUT INTERRUPT NOISE REJE	CTOR	
	• K00–K03	☐ 1. Use	□ 2. Not Use
	• K10	□ 1. Use	□ 2. Not Use
	• K20–K23		☐ 2. Not Use
6	INPUT PORT PULL DOWN RESIS	STOP	
υ.	• K00		☐ 2. Gate Direct
	• K01		☐ 2. Gate Direct
	• K02		☐ 2. Gate Direct
	• K03		☐ 2. Gate Direct
	• K10		☐ 2. Gate Direct
	• K20		☐ 2. Gate Direct
	• K21		☐ 2. Gate Direct
	• K22		☐ 2. Gate Direct
	• K23		☐ 2. Gate Direct
	· KLJ	1. With Resistor	□ 2. Gate Direct
7.	OUTPUT PORT SPECIFICATION	•	
	• R00	☐ 1. Complementary	☐ 2. Pch-OpenDrain
	• R01		☐ 2. Pch-OpenDrain
	• R02		☐ 2. Pch-OpenDrain
	• R03	☐ 1. Complementary	☐ 2. Pch-OpenDrain
8.	R10 SPECIFICATION		
	• OUTPUT SPECIFICATION	☐ 1. Complementary	☐ 2. Pch-OpenDrain
	• OUTPUT TYPE	☐ 1. DC Output	☐ 2. Buzzer Output
9.	R11 SPECIFICATION		
-	OUTPUT SPECIFICATION	☐ 1. Complementary	☐ 2. Pch-OpenDrain
	• OUTPUT TYPE	2 0	□ 2. SIO Flag
10	.R12 SPECIFICATION	•	<u> </u>
10	• OUTPUT SPECIFICATION	□ 1 Clt	□ 0 D-l- OD
	• OUTPUT TYPE		☐ 2. Pch-OpenDrain
	• OUTFUL TIFE	☐ 2. FOUT 32768 or 3840	00 [H2]
		□ 3. FOUT 16384 or 1920	
		□ 4. FOUT 8192 or 960	
		□ 4. FOUT 8192 01 900 □ 5. FOUT 4096 or 480	
		☐ 6. FOUT 2048 or 240	= =
		□ 7. FOUT 1024 or 120	• •
		□ 8. FOUT 512 or 60	
		□ 9. FOUT 256 or 30	

11.R13 SPECIFICATION		
• OUTPUT SPECIFICATION	☐ 1. Complementary	☐ 2. Pch-OpenDrain
OUTPUT TYPE		•
	☐ 2. Buzzer Inverted Outp	ut (R13 Control)
	☐ 3. Buzzer Inverted Outp	ut (R10 Control)
12. I/O PORT SPECIFICATION		
• P00	2 0	\square 2. Pch-OpenDrain
• P01		☐ 2. Pch-OpenDrain
• P02		\square 2. Pch-OpenDrain
• P03		\square 2. Pch-OpenDrain
• P10		\square 2. Pch-OpenDrain
• P11		\square 2. Pch-OpenDrain
• P12		\square 2. Pch-OpenDrain
• P13	☐ 1. Complementary	☐ 2. Pch-OpenDrain
13. SIN PULL DOWN RESISTOR		
	\square 1. With Resistor	\square 2. Gate Direct
14. SOUT SPECIFICATION		
	\square 1. Complementary	☐ 2. Pch-OpenDrain
15. SCLK SPECIFICATION		
	1 With Design	□ 0 Cata Dimat
PULL DOWN RESISTOR		☐ 2. Gate Direct
OUTPUT SPECIFICATION	- · · · · · · · · · · · · · · · · · · ·	☐ 2. Pch-OpenDrain
• LOGIC	☐ 1. Positive	☐ 2. Negative
16. SIO DATA PERMUTATION		
	☐ 1. MSB First	☐ 2. LSB First
17. EVENT COUNTER NOISE REJEC	CTOR	
	☐ 1. 2048 or 2400 [Hz]	☐ 2. 256 or 300 [Hz]
	_ 1. 20 10 01 2 100 [112]	_ 2. 200 of 000 [112]
18. LCD SPECIFICATION		
• BIAS SELECTION		
S1C60N08	☐ 1. 1/3 Bias, Regulator U	sed, LCD 3 V
	☐ 2. 1/3 Bias, Regulator N	ot Used, LCD 3 V
	☐ 3. 1/2 Bias, Regulator N	ot Used, LCD 3 V
	☐ 4. 1/3 Bias, Regulator N	ot Used, LCD 4.5 V
S1C60L08	☐ 1. 1/3 Bias, Regulator U	sed, LCD 3 V
	☐ 2. 1/2 Bias, Regulator N	ot Used, LCD 3 V
	☐ 3. 1/3 Bias, Regulator N	ot Used, LCD 4.5 V
S1C60A08		
	☐ 2. 1/3 Bias, Regulator N	
	\square 3. 1/2 Bias, Regulator N	
	☐ 4. 1/3 Bias, Regulator N	ot Used, LCD 4.5 V
DUTY SELECTION	☐ 1. 1/4 Dutv	
2011022201101	□ 2. 1/3 Duty	
	☐ 3. 1/2 Duty	
40 OF OMENT MELLODY ADDRESS	J	
19. SEGMENT MEMORY ADDRESS		
	☐ 1. 0 Page (040–06F)	
	□ 2. 2 Page (240–26F)	

CHAPTER 2 POWER SUPPLY AND INITIAL RESET

2.1 Power Supply

With a single external power supply (*1) supplied to VDD through Vss, the S1C60N08 Series generates the necessary internal voltage with the regulated voltage circuit (<Vsi> for oscillators, <VL1 or VL2> for LCD) and the voltage booster/reducer circuit (<VL2 and VL3, or VL1 and VL3> for LCD).

*1 Supply voltage: S1C60N08/60A08 .. 3 V, S1C60L08 .. 1.5 V

Figure 2.1.1 shows the power supply configuration of the S1C60N08.

Figure 2.1.2 shows the power supply configuration of the S1C60A08 and S1C60L08.

The voltage <VS1> for the internal circuit that is generated by the internal system voltage regulator.

The S1C60N08 generates <VL2> with the LCD system voltage regulator and <VL1, VL3> with the voltage booster/reducer. The S1C60A08 and the S1C60L08 generate <VL1> with the voltage regulator and <VL2, VL3> with the voltage booster/reducer.

Notes: • External loads cannot be driven by the output voltage of the voltage regulator and voltage booster/reducer.

• See Chapter 7, "Electrical Characteristics", for voltage values.




Fig. 2.1.1 Power supply configuration of S1C60N08







Fig. 2.1.2 Power supply configuration of S1C60A08 and S1C60L08

The LCD system voltage regulator can be disabled by mask option. In this case, external elements can be minimized because the external capacitors for the LCD system voltage regulator are not necessary. However when the LCD system voltage regulator is not used, the display quality of the LCD panel, when the supply voltage fluctuates (drops), is inferior to when the LCD system voltage regulator is used. Figure 2.1.3 shows the external element configuration when the LCD system voltage regulator is not used.





Note: VL3 is shorded to Vss inside the IC



Note: VL1 is shorded to Vss inside the IC

Fig. 2.1.3 External elements when LCD system voltage regulator is not used

Note: If there is any segment pad that is set to be DC type, the internal LCD voltage regulator cannot be chosen in all models. Or, if the internal LCD voltage regulator is chosen in any model, the segment pad cannot be set to be DC type.

Table 2.1.1 LCD voltage regulator and DC output from SEG terminals

LCD system voltage regulator	DC output from SEG terminals
Use	Not available
Not use	Available

2.2 Initial Reset

To initialize the S1C60N08 Series circuits, initial reset must be executed. There are four ways of doing this.

- (1) Initial reset by the power on reset circuit
- (2) External initial reset by the RESET terminal
- (3) External initial reset by simultaneous high input to terminals K00-K03
- (4) Initial reset by the watchdog timer

Figure 2.2.1 shows the configuration of the initial reset circuit.




Fig. 2.2.1 Configuration of initial reset circuit

2.2.1 Power-on reset circuit

The power-on reset circuit outputs the initial reset signal at power-on until the oscillation circuit starts oscillating.

Note: The power-on reset circuit may not work properly due to unstable or lower voltage input. The following two initial reset method are recommended to generate the initial reset signal.

2.2.2 RESET terminal

Initial reset can be executed externally by setting the reset terminal to the high level. This high level must be maintained for at least 5 msec (when oscillating frequency is fosc1 = 32 kHz), because the initial reset circuit contains a noise rejector. When the reset terminal goes low the CPU begins to operate.

2.2.3 Simultaneous high input to input ports (K00–K03)

Another way of executing initial reset externally is to input a high signal simultaneously to the input ports (K00–K03) selected with the mask option. The specified input port terminals must be kept high for at least 5 msec (when oscillating frequency is fosc1 = 32 kHz), because the initial reset circuit contains a noise rejector. Table 2.2.3.1 shows the combinations of input ports (K00–K03) that can be selected with the mask option.

Table 2.2.3.1 Input port combination

When, for instance, mask option D (K00*K01*K02*K03) is selected, initial reset is executed when the signals input to the four ports K00-K03 are all high at the same time.

CHAPTER 2: POWER SUPPLY AND INITIAL RESET

Further, the time authorize circuit can be selected with the mask option. The time authorize circuit performs initial reset, when the input time of the simultaneous high input is authorized and found to be the same or more than the defined time (1 to 2 sec).

If you use this function, make sure that the specified ports do not go high at the same time during ordinary operation.

2.2.4 Watchdog timer

If the CPU runs away for some reason, the watchdog timer will detect this situation and output an initial reset signal. See Section 4.2, "Resetting Watchdog Timer", for details.

2.2.5 Internal register at initial reset

Initial reset initializes the CPU as shown in the table below.

Table 2.2.5.1 Initial values

C	PU Core		
Name	Symbol	Bit size	Initial value
Program counter step	PCS	8	00H
Program counter page	PCP	4	1H
New page pointer	NPP	4	1H
Stack pointer	SP	8	Undefined
Index register X	X	10	Undefined
Index register Y	Y	10	Undefined
Register pointer	RP	4	Undefined
General-purpose register A	A	4	Undefined
General-purpose register B	В	4	Undefined
Interrupt flag	I	1	0
Decimal flag	D	1	0
Zero flag	Z	1	Undefined
Carry flag	C	1	Undefined

Peripheral Circ	uits	
Name	Bit size	Initial value
RAM	4	Undefined
Display memory	4	Undefined
Other peripheral circuits	4	*

^{*} See Section 4.1, "Memory Map".

2.3 Test Terminal (TEST)

This terminal is used when the IC load is being detected. During ordinary operation be certain to connect this terminal to Vss.

CHAPTER 3 CPU, ROM, RAM

3.1 CPU

The S1C60N08 Series employs the core CPU S1C6200C for the CPU, so that register configuration, instructions and so forth are virtually identical to those in other family processors using the S1C6200/6200A/6200B/6200C.

Refer to the "S1C6200/6200A Core CPU Manual" for details about the core CPU. Note the following points with regard to the S1C60N08 Series:

- (1) The SLEEP operation is not assumed, so the SLP instruction cannot be used.
- (2) Because the ROM capacity is 4,096 words, bank bits are unnecessary and PCB and NBP are not used.
- (3) RAM is set up to four pages, so only the two low-order bits are valid for the page portion (XP, YP) of the index register that specifies addresses. (The two high-order bits are ignored.)

3.2 ROM

The built-in ROM, a mask ROM for loading the program, has a capacity of 4,096 steps, 12 bits each. The program area is 16 pages (0–15), each of 256 steps (00H–FFH). After initial reset, the program start address is page 1, step 00H. The interrupt vector is allocated to page 1, steps 01H–0FH.




Fig. 3.2.1 ROM configuration

3.3 RAM

The RAM, a data memory for storing a variety of data, has a capacity of 832 words, 4-bit words. When programming, keep the following points in mind:

- (1) Part of the data memory is used as stack area when saving subroutine return addresses and registers, so be careful not to overlap the data area and stack area.
- (2) Subroutine calls and interrupts take up three words on the stack.
- (3) Data memory 000H–00FH is the memory area pointed by the register pointer (RP).

CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

Peripheral circuits (timer, I/O, and so on) of the S1C60N08 Series are memory mapped. Thus, all the peripheral circuits can be controlled by using memory operations to access the I/O memory. The following sections describe how the peripheral circuits operate.

4.1 Memory Map

The data memory of the S1C60N08 Series has an address space of 865 words (913 words when display memory is laid out in Page 2), of which 48 words are allocated to display memory and 33 words, to I/O memory. Figure 4.1.1 shows the overall memory map for the S1C60N08 Series, and Tables 4.1.1(a)–(c), the memory maps for the peripheral circuits (I/O space).

Address		0	1	2	3	4	5	6	7	8	9	T.	АВ	T,	С	D	Е	F		dress		0	1	2	3	4	T	5	6	7	8	9	Α	В	С	D	Е	F
Page	High \												ла Мі						Pa	age	High 0										_							
	1	IVIU	IVI	IVIZ	IVIS	IVI4	IVIO	IVIO	IVI 7	IVIC	livia	און כ	/IA IVII	ΣĮΙV	/IC I	וןטוי	VIE	IVIT			1																	
		2										2						••		Ψ.	R/				,													
	3																				3																	
	4																																					
	5																				5 6																	
	6 7	-	RAM (256 words × 4 bits)													2	7																					
0	8	1					NAIV	1 (2.		/W	> ^ 4	+ 10	iloj							2	8	Ilnused area																
	9	1																			9																	
	A																				A																	
	В																				В																	
	С					С																																
	D																				D	L																
	E F	1																			E F	I/O mamory (see Table 4.1.1)										1.1)						
	0											_		_					\vdash		0	-																
	1																				1																	
	2																				2																	
	3																				3																	
	4	4																			4																	
	5 6	-																			5 6																	
	7					-	RAN	1 (25	56 w	ords	5 × 4	1 b	its)							3	7						R	AM (256	wc	rds	× 4	bits	5)				
1	8	1						- (/W			,								8							,		R/				,				
	9																				9																	
	Α																				Α																	
	В														В																							
	C D														C D																							
	E	-																			E																	
	F	1																			F																	

Fig. 4.1.1 Memory map

Address Page	Low High	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
	4		Display memory (48 words × 4 bits) Page 0: R/W, Page 2: W only														
0 or 2	5	1															
	6					P	age	U: K	VV, I	age	2: 1	/v or	ııy				

Fig. 4.1.2 Display memory map

Notes: • The display memory area can be selected from between Page 0 (040H–06FH) and Page 2 (240H–26FH) by mask option.

When Page 0 (040H–06FH) is selected, the display memory is assigned in the RAM area. So read/write operation is allowed.

When Page 2 (240H-26FH) is selected, the display memory is assigned as a write-only memory.

 Memory is not mounted in unused area within the memory map and in memory area not indicated in this chapter. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

Table 4.1.1(a) I/O memory map (2D0H, 2E0H–2ECH)

		Da-	iotor			,		P (20011, 2E011–2EC11)
Address	D3	D2	ister D1	D0	Name	Init *1	1	0	Comment
					0 *3	_ *2	-	-	Unused
20011	0	0	0	LOF	0 *3	_ *2	-	-	Unused
2D0H	R			R/W	0 *3	- *2	-	-	Unused
		I.		IV/VV	LOF	1	Normal	All off	LCD all off control
	TM3	TM2	TM1	TM0	TM3	0			Clock timer data (2 Hz)
2E0H					TM2	0			Clock timer data (4 Hz)
		F	₹		TM1 TM0	0			Clock timer data (8 Hz) Clock timer data (16 Hz)
					SWL3	0			Clock timer data (16 Hz) ☐ MSB
	SWL3	SWL2	SWL1	SWL0	SWL2	0			
2E1H			_		SWL1	0			Stopwatch timer 1/100 sec data (BCD)
		h	₹		SWL0	0			LSB
	SWH3	SWH2	SWH1	SWH0	SWH3	0			MSB
2E2H	OVVIIO	OWITZ	OWITT	OWING	SWH2	0			Stopwatch timer 1/10 sec data (BCD)
		F	3		SWH1	0			
					SWH0	0 -*2	Lliah	Lew	☐ LSB
	K03	K02	K01	K00	K03 K02	- *2 - *2	High High	Low Low	
2E3H					K01	_ *2	High	Low	Input port data (K00–K03)
		F	3		K00	_ *2	High	Low	
	L/ODOO	L/OD00	I/OD04	I/OD00	KCP03	0	Ţ.	ſ	
2E4H	KCP03	KCP02	KCP01	KCP00	KCP02	0	-	<u>_</u>	Input comparison register (K00–K03)
2L411		R	W		KCP01	0	-Ţ	_ _	input comparison register (K00–K03)
					KCP00	0	<u>+</u>	<u>f</u>	
	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	
2E5H					EIK02 EIK01	0	Enable Enable	Mask Mask	Interrupt mask register (K00–K03)
	R/W			EIK00	0	Enable	Mask		
					HLMOD	0	Heavy load		Heavy load protection mode register
OFCLI	HLMOD	BLD0	EISWIT1	EISWIT0	BLD0	0	Low	Normal	Sub-BLD evaluation data
2E6H	R/W	R	D	W	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
	R/W	K	R/	VV	EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
	SCTRG	EIK10	KCP10	K10	SCTRG*3	-	Trigger		Serial I/F clock trigger
2E7H					EIK10	0	Enable	Mask	Interrupt mask register (K10)
	W R/W R			R	KCP10	0 _*2	Lliab	<u> </u>	Input comparison register (K10)
					K10 CSDC	0	High Static	Low Dynamic	Input port data (K10) LCD drive switch
	CSDC	ETI2	ETI8	ETI32	ETI2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
2E8H					ETI8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
		R/	W		ETI32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
	0	TI2	TI8	TI32	0 *3	_ *2	-	-	Unused
2E9H		112	110	1102	TI2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
		F	3		TI8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
					TI32 *4 IK1 *4	0	Yes	No No	Interrupt factor flag (clock timer 32 Hz) Interrupt factor flag (K10)
	IK1	IK0	SWIT1	SWIT0	IK1 *4 IK0 *4	0	Yes Yes	No No	Interrupt factor flag (K10) Interrupt factor flag (K00–K03)
2EAH		I			SWIT1 *4		Yes	No	Interrupt factor flag (Koo–Koo) Interrupt factor flag (stopwatch 1 Hz)
		F	₹		SWIT0 *4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)
	Doo	DOO	DO4	Doo	R03	0	High	Low	Output port (R03)
2EBH	R03	R02	R01	R00	R02	0	High	Low	Output port (R02)
		R	w		R01	0	High	Low	Output port (R01)
	R/W				R00	0	High	Low	Output port (R00)
	R13	R12	R11	R10	R13	0	High/On	Low/Off	Output port (R13)/BZ output control
2ECH	11.10	1112	SIOF	1110	R12 R11	0	High/On High	Low/Off Low	Output port (R12)/FOUT output control
2001		0.47	R/W	D ***	SIOF	0	Run	Stop	Output port (R11, LAMP) Output port (SIOF)
	R/	W	R	R/W	R10	0		Low/Off	Output port (S1OF) Output port (R10)/BZ output control
*1 Initial	value at	initial ra					ys "0" be		*5 Undefined

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

Table 4.1.1(b) I/O memory map (2EDH-2FAH)

		_		14	DIC 7.1.	1(0) 1	o men	nory m	шр (2EDH–2FAH)			
Address	- DC		ister	- DC	N	Lady of		_	Comment			
	D3	D2	D1	D0	Name	Init *1	1	0	7			
	P03	P02	P01	P00	P03	- *2	High	Low				
2EDH					P02	_ *2 *2	High	Low	I/O port data (P00–P03)			
		R/	W		P01	- *2 - *2	High	Low	Output latch is reset at initial reset			
					P00		High	Low	Clark dimensional			
	TMRST	SWRUN	SWRST	IOC0	TMRST*3	Reset	Reset	- Stop	Clock timer reset			
2EEH				-	SWRUN SWRST*3	0 Decet	Run	Stop	Stopwatch timer Run/Stop			
	W	W R/W W R/W				Reset	Reset	- Input	Stopwatch timer reset			
					IOC0 WDRST*3	0 Poset	Output	Input	I/O control register 0 (P00–P03)			
	WDRST	WD2	WD1	WD0	WDRS1*3	Reset 0	Reset	-	Watchdog timer reset			
2EFH			l	1	WD2	0			Timer data (watchdog timer) 1/4 Hz Timer data (watchdog timer) 1/2 Hz			
	W		R		WD0	0			Timer data (watchdog timer) 1/2 Hz			
					SD3	×*5						
1	SD3	SD2	SD1	SD0	SD2	×*5						
2F0H				1	SD1	×*5			Serial I/F data register (low-order 4 bits)			
		R/	W		SD0	×*5						
	05-	000	05-	00.	SD7	×*5			7			
25411	SD7	SD6	SD5	SD4	SD6	×*5						
2F1H		-	۸۸/		SD5	×*5			Serial I/F data register (high-order 4 bits)			
		K/	W		SD4	×*5						
	SCS1	SCS0	SE2	EISIO	SCS1	1			Serial I/F clock [SCS1, 0] 0 1 2 3			
2F2H	3031	3030	JEZ	LISIU	SCS0	1	_	_	mode selection Clock CLK CLK/2 CLK/4 Slave			
21 211		p.	W		SE2	0		₹	Serial I/F clock edge selection			
	R/W				EISIO	0	Enable	Mask	Interrupt mask register (serial I/F)			
	0	0	IK2	ISIO	0 *3	- *2	-	-	Unused			
2F3H	- " " 1010				0 *3	_ *2	-	-	Unused			
	R				IK2 *4	0	Yes	No	Interrupt factor flag (K20–K23)			
				ISIO *4	0	Yes	No	Interrupt factor flag (serial I/F)				
	K23	K22	K21	K20	K23	- *2 - *2	High	Low				
2F4H		l	<u> </u>	L	K22 K21	- *2 - *2	High High	Low Low	Input port data (K20–K23)			
		F	₹		K20	- *2 - *2	High	Low				
					EIK23	0	Enable	Mask	7			
	EIK23	EIK22	EIK21	EIK20	EIK22	0	Enable	Mask				
2F5H				1	EIK21	0	Enable	Mask	Interrupt mask register (K20–K23)			
		R/	W		EIK20	0	Enable	Mask				
		D755		n :	BZFQ2	0			Buzzer [BZFQ2-0] 0 1 2 3			
25011	BZFQ2	BZFQ1	BZFQ0	ENVRST	BZFQ1	0			frequency Frequency fosci/8 fosci/10 fosci/12 fosci/14			
2F6H		D.444	•	141	BZFQ0	0			Selection EZFQ2-0 4 5 6 7			
		R/W W			ENVRST*3	Reset	Reset	-	Envelope reset			
	ENVON	ENVRT	VMDDT	AMPON	ENVON	0	On	Off	Envelope On/Off			
2F7H	EINVOIN	CINVICI	AIVIPUI	AIVIPUN	ENVRT	0	1.0 sec	0.5 sec	Envelope cycle selection register			
41/11	D.	W	R	R/W	AMPDT	1	+>-	+<-	Analog comparator data			
		**	1,	13/77	AMPON	0	On	Off	Analog comparator On/Off			
	EV03	EV02	EV01	EV00	EV03	0			7			
2F8H	EV03 EV02 EV01 EV00				EV02	0			Event counter 0 (low-order 4 bits)			
		F	3		EV01	0						
			ı	1	EV00	0						
	EV07	EV06	EV05	EV04	EV07	0						
2F9H					EV06	0			Event counter 0 (high-order 4 bits)			
		F	3		EV05	0						
				Ι	EV04	0			<u> </u>			
	EV13	EV12	EV11	EV10	EV13	0						
2FAH		-			EV12 EV11	0			Event counter 1 (low-order 4 bits)			
		F	₹		EV11	0						
					⊏VIU	U	via "O" ha		□ Undefined			

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Memory Map)

Table 4.1.1(c) I/O memory map (2FBH-2FFH)

Address	Register								Comment			
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment			
2FBH	EV17	EV16	EV15	EV14	EV17 EV16	0						
ZFBN	R			EV15 EV14	0 0			Event counter 1 (high-order 4 bits)				
2FCH	EVSEL	ENRUN	EV1RST	EV0RST	EVSEL EVRUN	0 0	Separate Run	Phase Stop	Event counter mode selection Event counter Run/Stop			
ZFGH	R/W W		EV1RST*3 EV0RST*3	Reset Reset	Reset Reset	-	Event counter 1 reset Event counter 0 reset					
2FDH	P13	P12	P11	P10	P13 P12	- *2 - *2	High High	Low Low	I/O port data (P10–P13)			
ZFDH		R/W			P11 P10	- *2 - *2	High High	Low Low	Output latch is reset at initial reset			
2FEH	PRSM	CLKCHG	oscc	IOC1	PRSM CLKCHG	0	38 kHz OSC3	32 kHz OSC1	OSC1 prescaler selection CPU clock switch			
ZFER	R/W			OSCC IOC1	0	On Output	Off Input	OSC3 oscillation On/Off I/O control register (P10–P13)				
	BLS BLD1	BLC2	BLC1	BLC0	BLS BLD1	0	On Low	Off Normal	BLD On/Off BLD evaluation data — Evaluation voltage setting register			
2FFH	W R		R/W		BLC2 BLC1 BLC0	×*5 ×*5 ×*5			BLC2-0 0 1 2 3 4 5 6 7 SIC60N08/60A08 2.20 2.25 2.30 2.35 2.40 2.45 2.50 2.55 (V) SIC60L08			

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

4.2 Resetting Watchdog Timer

4.2.1 Configuration of watchdog timer

The S1C60N08 Series incorporates a watchdog timer as the source oscillator for OSC1 (clock timer 2 Hz signal). The watchdog timer must be reset cyclically by the software. If reset is not executed in at least 3 or 4 seconds, the initial reset signal is output automatically for the CPU.

Figure 4.2.1.1 is the block diagram of the watchdog timer.




Fig. 4.2.1.1 Watchdog timer block diagram

The watchdog timer, configured of a three-bit binary counter (WD0–WD2), generates the initial reset signal internally by overflow of the MSB.

Watchdog timer reset processing in the program's main routine enables detection of program overrun, such as when the main routine's watchdog timer processing is bypassed. Ordinarily this routine is incorporated where periodic processing takes place, just as for the timer interrupt routine.

The watchdog timer operates in the halt mode. If the halt status continues for 3 or 4 seconds, the initial reset signal restarts operation.

4.2.2 Mask option

You can select whether or not to use the watchdog timer with the mask option. When "Not use" is chosen, there is no need to reset the watchdog timer.

4.2.3 Control of watchdog timer

Table 4.2.3.1 lists the watchdog timer's control bits and their addresses.

Table 4.2.3.1 Control bits of watchdog timer

Address	Register								Commont	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	WDDCT	WD2	WD1	WD0	WDRST*3	Reset	Reset	-	Watchdog timer reset	
2EFH		2 WDI	WDU	WD2	0			Timer data (watchdog timer) 1/4 Hz		
ZLIII	W		R			1 0			Timer data (watchdog timer) 1/2 Hz	
						0			Timer data (watchdog timer) 1 Hz	

- *1 Initial value at initial reset
- *3 Always "0" being read

*5 Undefined

*2 Not set in the circuit

*4 Reset (0) immediately after being read

WDRST: Watchdog timer reset (2EFH•D3)

This is the bit for resetting the watchdog timer.

When "1" is written: Watchdog timer is reset

When "0" is written: No operation Read-out: Always "0"

When "1" is written to WDRST, the watchdog timer is reset, and the operation restarts immediately after this. When "0" is written to WDRST, no operation results.

This bit is dedicated for writing, and is always "0" for read-out.

4.2.4 Programming note

When the watchdog timer is being used, the software must reset it within 3-second cycles, and timer data (WD0–WD2) cannot be used for timer applications.

4.3 Oscillation Circuit and Prescaler

4.3.1 Configuration of oscillation circuit and prescaler

The S1C60N08 and S1C60L08 have one oscillation circuit (OSC1), and the S1C60A08 has two oscillation circuits (OSC1 and OSC3). OSC1 is a crystal oscillation circuit that supplies the operating clock the CPU and peripheral circuits. OSC3 is either a CR or ceramic oscillation circuit. When processing with the S1C60A08 requires high-speed operation, the CPU operating clock can be switched from OSC1 to OSC3. Figure 4.3.1.1 is the block diagram of this oscillation system.




Fig. 4.3.1.1 Oscillation system

As Figure 4.3.1.1 indicates, two prescalers (demultiplier stage) are connected to the oscillation circuit. Prescaler 1 is for 32.768 kHz and prescaler 2 is for 38.4 kHz. These can be selected through the software to suit the crystal oscillator. This selection invokes the basic signal (256 Hz) for running the clock timer, stopwatch timer, and so forth.

Also for S1C60A08, selection of either OSC1 or OSC3 for the CPU's operating clock can be made through the software.

4.3.2 OSC1 oscillation circuit

The S1C60N08 Series has a built-in crystal oscillation circuit (OSC1 oscillation circuit). As an external element, the OSC1 oscillation circuit generates the operating clock for the CPU and peripheral circuits by connecting the crystal oscillator (Typ. 32.768 kHz) and trimmer capacitor (5–25 pF).

Figure 4.3.2.1 is the block diagram of the OSC1 oscillation circuit.




Fig. 4.3.2.1 OSC1 oscillation circuit

As Figure 4.3.2.1 indicates, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator (X'tal) between terminals OSC1 and OSC2 to the trimmer capacitor (Cgx) between terminals OSC1 and VDD.

Also, the crystal oscillator can be connected to the $38.4~\mathrm{kHz}$ oscillator in addition to the $32.768~\mathrm{kHz}$ oscillator.

4.3.3 OSC3 oscillation circuit

In the S1C60N08 Series, the S1C60A08 has twin clock specification. The mask option enables selection of either the CR or ceramic oscillation circuit (OSC3 oscillation circuit) as the CPU's subclock source. Because the oscillation circuit itself is built-in, it provides the resistance as an external element when CR oscillation is selected, but when ceramic oscillation is selected both the ceramic oscillator and two capacitors (gate and drain capacitance) are required.

Figure 4.3.3.1 is the block diagram of the OSC3 oscillation circuit.




Fig. 4.3.3.1 OSC3 oscillation circuit

As indicated in Figure 4.3.3.1, the CR oscillation circuit can be configured simply by connecting the resistor (RCR) between terminals OSC3 and OSC4 when CR oscillation is selected. When 82 k Ω is used for RCR, the oscillation frequency is about 410 kHz. When ceramic oscillation is selected, the ceramic oscillation circuit can be configured by connecting the ceramic oscillator (Typ. 500 kHz) between terminals OSC3 and OSC4 to the two capacitors (CGC and CDC) located between terminals OSC3 and OSC4 and VDD. For both CGC and CDC, connect capacitors that are about 100 pF. To lower current consumption of the OSC3 oscillation circuit, oscillation can be stopped through the software.

For the S1C60N08 and S1C60L08 (single clock specification), do not connect anything to terminals OSC3 and OSC4.

4.3.4 Control of oscillation circuit and prescaler

Table 4.3.4.1 lists the control bits and their addresses for the oscillation circuit.

Table 4.3.4.1 Control bits of oscillation circuit and prescaler

Address	Register								Comment		
Address	D3	D2	D1 D0		Name	Init *1	1	0	Comment		
	PRSM CLKCHG	0000	0 1001	PRSM	0	38 kHz	32 kHz	OSC1 prescaler selection			
2FEH		CLRCHG	0300	1001	CLKCHG	0	OSC3	OSC1	CPU clock switch		
ZFER	R/W				oscc	0	On	Off	OSC3 oscillation On/Off		
		K/	VV		IOC1	0	Output	Input	I/O control register (P10–P13)		

^{*1} Initial value at initial reset

*5 Undefined

OSCC: OSC3 oscillation control (2FEH•D1)

Controls oscillation ON/OFF for the OSC3 oscillation circuit. (S1C60A08 only.)

When "1" is written: The OSC3 oscillation ON When "0" is written: The OSC3 oscillation OFF

Read-out: Valid

When it is necessary to operate the CPU of the S1C60A08 at high speed, set OSCC to "1". At other times, set it to "0" to reduce current consumption.

For S1C60N08 and S1C60L08, keep OSCC set to "0".

At initial reset, OSCC is set to "0".

CLKCHG: CPU clock switch (2FEH•D2)

The CPU's operation clock is selected with this register. (S1C60A08 only.)

When "1" is written: OSC3 clock is selected When "0" is written: OSC1 clock is selected

Read-out: Valid

When the S1C60A08's CPU clock is to be OSC3, set CLKCHG to "1"; for OSC1, set CLKCHG to "0". This register cannot be controlled for S1C60N08 and S1C60L08, so that OSC1 is selected no matter what the set value.

At initial reset, CLKCHG is set to "0".

PRSM: OSC1 prescaler selection (2FEH•D3)

Selects the prescaler for the crystal oscillator of the OSC1 oscillation circuit.

When "1" is written: 38.4 kHz When "0" is written: 32.768 kHz Read-out: Valid

Operation of the clock timer and stopwatch timer can be mode accurate by selecting this register. When the set value for this register does not suit the crystal oscillator used, the operation cycles of the previously mentioned peripheral circuitry is multiplied as shown below.

fosc₁ = 32.768 kHz and PRSM = "1": $T' \cong 1.172T$ fosc₁ = 38.4 kHz and PRSM = "0": $T' \cong 0.853T$

At initial reset, PRSM is set to "0".

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

4.3.5 Programming notes

- (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

 Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) To operate the clock timer and stopwatch timer accurately, select the prescaler of the OSC1 to match the crystal oscillator used.

4.4 Input Ports (K00-K03, K10, K20-K23)

4.4.1 Configuration of input ports

The S1C60N08 Series has nine bits (4 bits \times 2 + 1 bit) of general-purpose input ports. Each of the input port terminals (K00–K03, K10, K20–K23) provides internal pull-down resistor. Pull-down resistor can be selected for each bit with the mask option.

Figure 4.4.1.1 shows the configuration of input port.




Fig. 4.4.1.1 Configuration of input port

Selection of "With pull-down resistor" with the mask option suits input from the push switch, key matrix, and so forth. When "Gate direct" is selected, the port can be used for slide switch input and interfacing with other LSIs.

Further, The input port terminal K02 and K03 are used as the input terminals for the event counter. (See Section 4.12, "Event Counter", for details.)

4.4.2 Input comparison registers and interrupt function

All nine bits of the input ports (K00–K03, K10, K20–K23) provide the interrupt function for the five bits, K00–K03 and K10. The conditions for issuing an interrupt can be set by the software for the five bits, K00–K03 and K10. Further, whether to mask the interrupt function can be selected individually for all nine bits by the software.

Figure 4.4.2.1 shows the configuration of K00-K03 and K10.

Figure 4.4.2.3 shows the configuration of K20-K23.




Fig. 4.4.2.1 Input interrupt circuit configuration (K00–K03, K10)

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Input Ports)

The input interrupt timing for K00–K03 and K10 depends on the value set for the input comparison registers (KCP00–KCP03 and KCP10). Interrupt can be selected to occur at the rising or falling edge of the input.

The interrupt mask registers (EIK00–EIK03, EIK10) enables the interrupt mask to be selected individually for K00–K03 and K10. However, whereas the interrupt function is enabled inside K00–K03, the interrupt occurs when the contents change from matching those of the input comparison register to non-matching contents. Interrupt for K10 can be generated by setting the same conditions individually.

When the interrupt is generated, the interrupt factor flag (IK0 and IK1) is set to "1".

Figure 4.4.2.2 shows an example of an interrupt for K00-K03.




Fig. 4.4.2.2 Example of interrupt of K00-K03

K00 is masked by the interrupt mask register (EIK00), so that an interrupt does not occur at (2). At (3), K03 changes to "0"; the data of the terminal that is interrupt enabled no longer matches the data of the input comparison register, so that interrupt occurs. As already explained, the condition for the interrupt to occur is the change in the port data and contents of the input comparison register from matching to nonmatching. Hence, in (4), when the nonmatching status changes to another nonmatching status, an interrupt does not occur. Further, terminals that have been masked for interrupt do not affect the conditions for interrupt generation.




Fig. 4.4.2.3 Input interrupt circuit configuration (K20–K23)

There is no input comparison register for K20–K23, and interrupt is fixed to occur at th rising edge of input. The interrupt mask can be selected for each of the four terminals with the interrupt mask register (EIK20–EIK23). When all the enabled terminals are "0", interrupt occurs when one or more of the ports changed to "1".

When an interrupt occurs, the interrupt factor flag (IK2) is set to "1".

Figure 4.4.2.4 shows an example of an interrupt being generated for K20–K23.




Fig. 4.4.2.4 Example of interrupt of K20-K23

The mask register (EIK23) masks the interrupt of K23, so an interrupt does not occur at (2). At (3), K21 becomes "1", so that an interrupt occurs if the interrupt enabled terminals were all "0" and at least one terminal then changes to "1".

At (4), the conditions for interrupt are not established, so an interrupt does not occur. Futher, terminals that have been masked for interrupt do not affect the conditions for interrupt generation.

4.4.3 Mask option

The contents that can be selected with the input port mask option are as follows:

- (1) Internal pull-down resistor can be selected for each of the nine bits of the input ports (K00–K03, K10, K20–K23).
 - When you have selected "Gate direct", take care that the floating status does not occur for the input. Select "With pull-down resistor" for input ports that are not being used.
- (2) The input interrupt circuit contains a noise rejector for preventing interrupt occurring through noise. The mask option enables selection of whether to use the noise rejector for each separate terminal series.
 - When "Use" is selected, a maximum delay of 1 msec occurs from the time interrupt condition is established until the interrupt factor flag (IK) is set to "1".

4.4.4 Control of input ports

Table 4.4.4.1 lists the input ports control bits and their addresses.

Register Address Comment D3 D2 D1 D0 Name Init *1 0 K03 High Low K03 K02 K01 K00 _ *2 K02 High Low 2E3H Input port data (K00-K03) K01 - *2 High Low R K00 _ *2 High Low KCP03 0 KCP03 KCP00 KCP02 KCP01 KCP02 0 2E4H Input comparison register (K00-K03) KCP01 0 R/W KCP00 0 EIK03 0 Enable Mask EIK03 EIK02 EIK01 EIK00 EIK02 0 Enable 2E5H Interrupt mask register (K00-K03) EIK01 0 Enable Mask R/W EIK00 0 Enable Mask SCTRG*3 Trigger Serial I/F clock trigger SCTRG EIK10 KCP10 K10 EIK10 0 Enable Mask Interrupt mask register (K10) 2E7H ₫ KCP10 0 į. Input comparison register (K10) W R/W R _ *2 K10 High Low Input port data (K10) IK1 *4 0 Yes No Interrupt factor flag (K10) IK1 IK0 SWIT1 SWIT0 IK0 *4 0 Yes No Interrupt factor flag (K00-K03) 2EAH SWIT1 *4 0 Yes No Interrupt factor flag (stopwatch 1 Hz) R SWIT0 *4 Yes Interrupt factor flag (stopwatch 10 Hz) 0 No 0 *3 - *2 Unused IK2 ISIO 0 0 0 *3 _ *2 Unused 2F3H IK2 *4 0 Yes No Interrupt factor flag (K20-K23) R ISIO *4 0 Yes No Interrupt factor flag (serial I/F) _ *2 High K23 I ow K23 K22 K21 K20 _ *2 K22 High Low 2F4H Input port data (K20-K23) K21 - *2 High I ow R K20 _ *2 High Iow EIK23 0 Enable Mask EIK23 FIK21 EIK22 EIK20 EIK22 0 Enable Mask 2F5H Interrupt mask register (K20-K23) FIK21 0 Fnable Mask R/W EIK20 Enable Mask

Table 4.4.4.1 Input port control bits

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

K00-K03, K10, K20-K23: Input port data (2E3H, 2E7H•D0, 2F4H)

Input data of the input port terminals can be read out with these registers.

When "1" is read out: High level When "0" is read out: Low level Writing: Invalid

The read-out is "1" when the terminal voltage of the nine bits of the input ports (K00–K03, K10, K20–K23) goes high (VDD), and "0" when the voltage goes low (VSS).

These bits are dedicated for read-out, so writing cannot be done.

KCP00-KCP03, KCP10: Input comparison registers (2E4H, 2E7H•D1)

Interrupt conditions for terminals K00-K03 and K10 can be set with these registers.

When "1" is written: Falling edge When "0" is written: Rising edge Read-out: Valid

Of the nine bits of the input ports, the interrupt conditions can be set for the rising or falling edge of input for each of the five bits (K00–K03 and K10), through the input comparison registers (KCP00–KCP03 and KCP10).

At initial reset, these registers are set to "0".

EIK00-EIK03, EIK10, EIK20-EIK23: Interrupt mask registers (2E5H, 2E7H•D2, 2F5H)

Masking the interrupt of the input port terminals can be selected with these registers.

When "1" is written: Enable When "0" is written: Mask Read-out: Valid

With these registers, masking of the input port bits can be selected for each of the nine bits. Writing to the interrupt mask registers can be done only in the DI status (interrupt flag = "0"). At initial reset, these registers are all set to "0".

IK0, IK1, IK2: Interrupt factor flags (2EAH•D2 and D3, 2F3H•D1)

These flags indicate the occurrence of input interrupt.

When "1" is read out : Interrupt has occurred When "0" is read out : Interrupt has not occurred

Writing: Invalid

The interrupt factor flags IK0, IK1 and IK2 are associated with K00–K03, K10 and K20–K23, respectively. From the status of these flags, the software can decide whether an input interrupt has occurred.


These flags are reset when the software reads them. Read-out can be done only in the DI status (interrupt flag = "0").

At initial reset, these flags are set to "0".

4.4.5 Programming notes

of about 1 msec.

- (1) When input ports are changed from high to low by pull-down resistance, the fall of the waveform is delayed on account of the time constant of the pull-down resistance and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Aim for a wait time
- (2) When "Use" is selected with the noise rejector mask option, a maximum delay of 1 msec occurs from time the interrupt conditions are established until the interrupt factor flag (IK) is set to "1" (until the interrupt is actually generated). Hence, pay attention to the timing when reading out (resetting) the interrupt factor flag. For example, when performing a key scan with the key matrix, the key scan changes the input status to set the interrupt factor flag, so it has to be read out to reset it. However, if the interrupt factor flag is read out immediately after key scanning, the delay will cause the flag to be set after read-out, so that it will not be reset.
- (3) Input interrupt programing related precautions



When the content of the mask register is rewritten while the port K input is in the active status, the input interrupt factor flags are set at 1 and 2, 1 being the interrupt due to the falling edge and 2 the interrupt due to the rising edge.

Fig. 4.4.5.1 Input interrupt timing

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status, the factor flag for input interrupt may be set.

Therefore, when using the input interrupt, the active status of the input terminal implies input terminal = low status, when the falling edge interrupt is effected and input terminal = high status, when the rising edge interrupt is effected.

When an interrupt is triggered at the falling edge of an input terminal, a factor flag is set with the timing of \odot shown in Figure 4.4.5.1. However, when clearing the content of the mask register with the input terminal kept in the low status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set.

Consequently, when the input terminal is in the active status (low status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the falling edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (high status).

When an interrupt is triggered at the rising edge of the input terminal, a factor flag will be set at the timing of @ shown in Figure 4.4.5.1. In this case, when the mask registers cleared, then set, you should set the mask register, when the input terminal is in the low status.

In addition, when the mask register = "1" and the content of the input comparison register is rewritten in the input terminal active status, an input interrupt factor flag may be set. Thus, you should rewrite the content of the input comparison register in the mask register = "0" status.

- (4) Read out the interrupt factor flag (IK) only in the DI status (interrupt flag = "0"). Read-out during EI status (interrupt flag = "1") will cause malfunction.
- (5) Write the interrupt mask register (EIK) only in the DI status (interrupt flag = "0"). Writing during EI status (interrupt flag = "1") will cause malfunction.

4.5 Output Ports (R00–R03, R10–R13)

4.5.1 Configuration of output ports

The S1C60N08 Series has eight bits (4 bits \times 2) of general output ports.

Output specifications of the output ports can be selected individually with the mask option. Two kinds of output specifications are available: complementary output and Pch open drain output.

Further, the mask option enables the output ports R10-R13 to be used as special output ports.

Figure 4.5.1.1 shows the configuration of the output ports.




Fig. 4.5.1.1 Configuration of output ports

4.5.2 Mask option

The mask option enables the following output port selection.

(1) Output specifications of output ports

Output specifications for the output ports (R00–R03, R10–R13) enable selection of either complementary output or Pch open drain output for each of the eight bits.

However, even when Pch open drain output is selected, voltage exceeding source voltage must not be applied to the output port.

(2) Special output

In addition to the regular DC output, special output can be selected for the output ports R10–R13 as shown in Table 4.5.2.1. Figure 4.5.2.1 shows the structure of the output ports R10–R13.

	* *
Output port	Special output
R10	BZ output
R13	BZ output (selectable only when R10 is used as BZ output)
R11	SIOF output
R12	FOUT output

Table 4.5.2.1 Special output




Fig. 4.5.2.1 Structure of output port R10-R13

BZ, BZ (R10, R13)

BZ and \overline{BZ} are the buzzer signal output for driving the piezoelectric buzzer. The buzzer signal is generated by demultiplication of fosc1. Also, a digital envelope can be added to the buzzer signal. See Section 4.11, "Sound Generator", for details.

Notes: • When the BZ and BZ output signals are turned ON or OFF, a hazard can result.

• When DC output is set for the output port R10, the output port R13 cannot be set for BZ output.

Figure 4.5.2.2 shows the output waveform for BZ and \overline{BZ} .




Fig. 4.5.2.2 Output waveform of BZ and \overline{BZ}

SIOF (R11)

When the output port R11 is set for SIOF output, it outputs the signal indicating the running status (RUN/STOP) of the serial interface. See Section 4.7, "Serial Interface", for details.

FOUT (R12)

When the output port R12 is set for FOUT output, it outputs the clock of fosc1 or the demultiplied fosc1. The clock frequency is selectable with the mask options, from the frequencies listed in Table 4.5.2.2.

Setting value	Clock frequency (Hz)							
Setting value	fosc1 = 32.768 kHz	fosc1 = 38.400 kHz						
foscı / 1	32,768	38,400						
foscı / 2	16,384	19,200						
fosc1 / 4	8,192	9,600						
fosci / 8	4,096	4,800						
fosc1 / 16	2,048	2,400						
fosc1 / 32	1,024	1,200						
fosc1 / 64	512	600						
fosc1 / 128	256	300						

Table 4.5.2.2 FOUT clock frequency

Note: A hazard may occur when the FOUT signal is turned ON or OFF.

4.5.3 Control of output ports

Table 4.5.3.1 lists the output ports' control bits and their addresses.

Table 4.5.3.1 Control bits of output ports

A d draga		Reg	Register						Comment	
Address	D3	D3 D2 D1		D0	Name	Init *1	1 0		Comment	
	R03	R02	R01	R00	R03	0	High	Low	Output port (R03)	
2EBH	RUS	KU2	KUI		R02	0	High	Low	Output port (R02)	
ZLDII		R/	14/		R01	0	High	Low	Output port (R01)	
		K/	VV		R00	0	High	Low	Output port (R00)	
	R13 R1		R12 R11 R10		R13	0	High/On	Low/Off	Output port (R13)/BZ output control	
		R12		R12	0	High/On	Low/Off	Output port (R12)/FOUT output control		
2ECH					R11	0	High	Low	Output port (R11, LAMP)	
	R/	R/W		R/W R R/W	SIOF	0	Run	Stop	Output port (SIOF)	
			R		R10	0	High/On	Low/Off	Output port (R10)/BZ output control	

^{*1} Initial value at initial reset

R00-R03, R10-R13 (when DC output): Output port data (2EBH, 2ECH)

Sets the output data for the output ports.

When "1" is written: High output When "0" is written: Low output Read-out: Valid

The output port terminals output the data written in the corresponding registers (R00–R03, R10–R13) without changing it. When "1" is written in the register, the output port terminal goes high (VDD), and when "0" is written, the output port terminal goes low (Vss).

At initial reset, all registers are set to "0".

R10, R13 (when BZ and BZ output is selected): Buzzer output control (2ECH•D0 and D3)

These bits control the output of the buzzer signals (BZ, \overline{BZ}).

When "1" is written: Buzzer signal is output When "0" is written: Low level (DC) is output

Read-out: Valid

BZ is output from terminal R13. With the mask option, selection can be made perform this output control by R13, or to perform output control simultaneously with BZ by R10.

• When R13 controls BZ output

BZ output and \overline{BZ} output can be controlled independently. BZ output is controlled by writing data to R10, and \overline{BZ} output is controlled by writing data to R13.

• When R10 controls BZ output

BZ output and \overline{BZ} output can be controlled simultaneously by writing data to R10 only. For this case, R13 can be used as a one-bit general register having both read and write functions, and data of this register exerts no affect on \overline{BZ} output (output from the R13 pin).

At initial reset, registers R10 and R13 are set to "0".

R11 (when SIOF output is selected): Serial interface status (2ECH•D1)

Indicates the running status of the serial interface.

When "1" is read out: RUN When "0" is read out: STOP Writing: Valid

See Section 4.7, "Serial Interface", for details of SIOF.

This bit is exclusively for reading out, so data cannot be written to it.

^{*2} Not set in the circuit

^{*3} Always "0" being read

^{*5} Undefined

^{*4} Reset (0) immediately after being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Output Ports)

R12 (when FOUT is selected): FOUT output control (2ECH•D2)

Controls the FOUT (clock) output.

When "1" is written: Clock output

When "0" is written: Low level (DC) output

Read-out: Valid

FOUT output can be controlled by writing data to R12.

At initial reset, this register is set to "0".

4.5.4 Programming note

When BZ, \overline{BZ} and FOUT are selected with the mask option, a hazard may be observed in the output waveform when the data of the output register changes.

4.6 I/O Ports (P00–P03, P10–P13)

4.6.1 Configuration of I/O ports

The S1C60N08 Series has eight bits (4 bits \times 2) of general-purpose I/O ports. Figure 4.6.1.1 shows the configuration of the I/O ports.

The four bits of each of the I/O ports P00–P03 and P10–P13 can be set to either input mode or output mode. Modes can be set by writing data to the I/O control register.




Fig. 4.6.1.1 Configuration of I/O port

4.6.2 I/O control register and I/O mode

Input or output mode can be set for the four bits of I/O port P00–P03 and I/O port P10–P13 by writing data into the corresponding I/O control register IOC0 and IOC1.

To set the input mode, "0" is written to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port.

However, the input line is pulled down when input data is read.

The output mode is set when "1" is written to the I/O control register. When an I/O port set to output mode works as an output port, it outputs a high signal (VDD) when the port output data is "1", and a low signal (VSS) when the port output data is "0".

At initial reset, the I/O control registers are set to "0", and the I/O port enters the input mode.

4.6.3 Mask option

The output specification during output mode (IOC = "1") of these I/O ports can be set with the mask option for either complementary output or Pch open drain output. This setting can be performed for each bit of each port.

However, when Pch open drain output has been selected, voltage in excess of the power voltage must not be applied to the port.

4.6.4 Control of I/O ports

Table 4.6.4.1 lists the I/O ports' control bits and their addresses.

Table 4.6.4.1 I/O port control bits

	Table 1.5.1.1 1/0 port control ons								
Address		Reg	ister						n Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	P03	P02	P01	P00	P03	_ *2	High	Low	
2EDH	F03 F02	P02			P02	_ *2	High	Low	I/O port data (P00–P03)
ZEDH		_	0.07		P01	- *2	High	Low	Output latch is reset at initial reset
		K/	W		P00	_ *2	High	Low	
		SWRUN	CWDCT	IOC0	TMRST*3	Reset	Reset	-	Clock timer reset
2EEH			SWKSI	1000	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
ZEEN	W R/	R/W	w	R/W	SWRST*3	Reset	Reset	_	Stopwatch timer reset
		IX/VV	VV		IOC0	0	Output	Input	I/O control register 0 (P00–P03)
	P13	P12	2 P11	P10	P13	- *2	High	Low	
2FDH	P13	PIZ	PII	PIU	P12	_ *2	High	Low	I/O port data (P10–P13)
ZFDH		R/W			P11	_ *2	High	Low	Output latch is reset at initial reset
		Γ./	vv		P10	- *2	High	Low	
	DDCM	CLKCHG	oscc	IOC1	PRSM	0	38 kHz	32 kHz	OSC1 prescaler selection
2FEH	PROW	CLKCHG	0300		CLKCHG	0	OSC3	OSC1	CPU clock switch
ZILII	DAM				oscc	0	On	Off	OSC3 oscillation On/Off
	R/W			IOC1	0	Output	Input	I/O control register (P10–P13)	

^{*1} Initial value at initial reset

P00-P03, P10-P13: I/O port data (2EDH, 2FDH)

I/O port data can be read and output data can be set through these ports.

When writing data

When "1" is written: High level When "0" is written: Low level

When an I/O port is set to the output mode, the written data is output unchanged from the I/O port terminal. When "1" is written as the port data, the port terminal goes high (VDD), and when "0" is written, the level goes low (VSS).

Port data can be written also in the input mode.

When reading data out

When "1" is read out: High level When "0" is read out: Low level

The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port terminal can be read out; in the output mode the output voltage level can be read. When the terminal voltage is high (VDD) the port data that can be read is "1", and when the terminal voltage is low (Vss) the data is "0".

Further, the built-in pull-down resistance goes ON during read-out, so that the I/O port terminal is pulled down.

Notes: • When the I/O port is set to the output mode and a low-impedance load is connected to the port terminal, the data written to the register may differ from the data read out.

• When the I/O port is set to the input mode and a low-level voltage (Vss) is input, erroneous input results if the time constant of the capacitive load of the input line and the built-in pull-down resistance load is greater than the read-out time. When the input data is being read out, the time that the input line is pulled down is equivalent to 1.5 cycles of the CPU system clock. However, the electric potential of the terminals must be settled within 0.5 cycles. If this condition cannot be fulfilled, some measure must be devised such as arranging pull-down resistance externally, or performing multiple read-outs.

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

IOC0, IOC1: I/O control registers (2EEH•D0, 2FEH•D0)

The input and output modes of the I/O ports can be set with these registers.

When "1" is written: Output mode When "0" is written: Input mode Read-out: Valid

The input and output modes of the I/O ports are set in units of four bits. IOC0 sets the mode for P00–P03, and IOC1 sets the mode for P10–P13.

Writing "1" to the I/O control register makes the corresponding I/O port enter the output mode, and writing "0" induces the input mode.

At initial reset, these two registers are set to "0", so the I/O ports are in the input mode.

4.6.5 Programming notes

- (1) When input data are changed from high to low by built-in pull-down resistance, the fall of the waveform is delayed on account of the time constant of the pull-down resistance and input gate capacitance. Consequently, if data is read out while the CPU is running in the OSC3 oscillation circuit, data must be read out continuously for about 500 µsec.
- (2) When the I/O port is set to the output mode and the data register has been read, the terminal data instead of the register data can be read out. Because of this, if a low-impedance load is connected and read-out performed, the value of the register and the read-out result may differ.

4.7 Serial Interface (SIN, SOUT, SCLK)

4.7.1 Configuration of serial interface

The S1C60N08 Series has a synchronous clock type 8 bits serial interface built-in.

The configuration of the serial interface is shown in Figure 4.7.1.1.

The CPU, via the 8 bits shift register, can read the serial input data from the SIN terminal. Moreover, via the same 8 bits shift register, it can convert parallel data to serial data and output it to the SOUT terminal. The synchronous clock for serial data input/output may be set by selecting by software any one of 3 types of master mode (internal clock mode: when the S1C60N08 Series is to be the master for serial input/output) and a type of slave mode (external clock mode: when the S1C60N08 Series is to be the slave for serial input/output).

Also, when the serial interface is used at slave mode, SIOF signal which indicates whether or not the serial interface is available to transmit or receive can be output to output port R11 by mask option.




Fig. 4.7.1.1 Configuration of serial interface

4.7.2 Master mode and slave mode of serial interface

The serial interface of the S1C60N08 Series has two types of operation mode: master mode and slave mode. In the master mode, it uses an internal clock as synchronous clock of the built-in shift register, generates this internal clock at the SCLK terminal and controls the external (slave side) serial device.

In the slave mode, the synchronous clock output from the external (master side) serial device is input from the SCLK terminal and uses it as the synchronous clock to the built-in shift register.

The master mode and slave mode are selected by writing data to registers SCS1 and SCS0 (address 2F2H • D2, D3).

When the master mode is selected, a synchronous clock may be selected from among 3 types as shown in Table 4.7.2.1.

	Table 4.7.2.1 Synchronous clock selection										
SCS1	SCS0	Mode	Synchronous clock								
0	0		CLK								
0	1	Master mode	CLK/2								
1	0		CLK/4								
1	1	Slave mode	External clock								

Table 4.7.2.1 Synchronous clock selection

CLK: CPU system clock

At initial reset, the slave mode (external clock mode) is selected.

Moreover, the synchronous clock, along with the input/output of the 8 bits serial data, is controlled as follows:

- At master mode, after output of 8 clocks from the SCLK terminal, clock output is automatically suspended and SCLK terminal is fixed at low level.
- · At slave mode, after input of 8 clocks to the SCLK terminal, subsequent clock inputs are masked.

Note: When using the serial interface in the master mode, CPU system clock is used as the synchronous clock. Accordingly, when the serial interface is operating, system clock switching (fosc₁ ↔ fosc₃) should not be performed.

A sample basic serial input/output portion connection is shown in Figure 4.7.2.1.



Fig. 4.7.2.1 Sample basic connection

4.7.3 Data input/output and interrupt function

The serial interface can input/output data via the internal 8 bits shift register. The shift register operates by synchronizing with either the synchronous clock output from SCLK terminal (master mode), or the synchronous clock input to SCLK (slave mode).

The serial interface generates interrupt on completion of the 8 bits serial data input/output. Detection of serial data input/output is done by the counting of the synchronous clock (SCLK); the clock completes input/output operation when 8 counts (equivalent to 8 cycles) have been made and then generates interrupt.

The serial data input/output procedure data is explained below:

(1) Serial data output procedure and interrupt

The serial interface is capable of outputting parallel data as serial data, in units of 8 bits. By setting the parallel data to 4 bits registers SD0–SD3 (address 2F0H) and SD4–SD7 (address 2F1H) individually and writing "1" to SCTRG bit (address 2E7H·D3), it synchronizes with the synchronous clock and serial data is output at the SOUT terminal. The synchronous clock used here is as follows: in the master mode, internal clock which is output to the SCLK terminal while in the slave mode, external clock which is input from the SCLK terminal. The serial output of the SOUT termina changes with the rising edge of the clock that is input or output from the SCLK terminal.

The serial data to the built-in shift register is shifted with the rising edge of the SCLK signal when SE2 bit (address 2F2H•D1) is "1" and is shifted with the falling edge of the SCLK signal when SE2 bit (address 2F2H•D1) is "0".

When the output of the 8 bits data from SD0 to SD7 is completed, the interrupt factor flag ISIO (address 2F3H•D0) is set to "1" and interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIO (address 2F2H•D0).

(2) Serial data input procedure and interrupt

The serial interface is capable of inputting serial data as parallel data, in units of 8 bits.

The serial data is input from the SIN terminal, synchronizes with the synchronous clock, and is sequentially read in the 8 bits shift register. As in the above item (1), the synchronous clock used here is as follows: in the master mode, internal clock which is output to the SCLK terminal while in the slave mode, external clock which is input from the SCLK terminal.

The serial data to the built-in shift register is read with the rising edge of the SCLK signal when SE2 bit is "1" and is read with the falling edge of the SCLK signal when SE2 bit is "0". Moreover, the shift register is sequentially shifted as the data is fetched.

When the input of the 8 bits data from SD0 to SD7 is completed, the interrupt factor flag ISIO is set to "1" and interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIO. Note, however, that regardless of the setting of the interrupt mask register, the interrupt factor flag is set to "1" after input of the 8 bits data.

I-35

The data input in the shift register can be read from data registers SD0-SD7 by software.

(3) Serial data input/output permutation

The S1C60N08 Series allows the input/output permutation of serial data to be selected by mask option as to either LSB first or MSB first. The block diagram showing input/output permutation in case of LSB first and MSB first is provided in Figure 4.7.3.1.




Fig. 4.7.3.1 Serial data input/output permutation

(4) SIOF signal

When the serial interface is used in the slave mode (external clock mode), SIOF is used to indicate whether the internal serial interface is available to transmit or receive data for the master side (external) serial device. SIOF signal is generated from output port R11 by mask option.

SIOF signal becomes "1" (high) when the S1C60N08 serial interface becomes available to transmit or receive data; normally, it is at "0" (low).

SIOF signal changes from "0" to "1" immediately after "1" is written to SCTRG and returns from "1" to "0" when eight synchronous clock has been counted.

(5) Timing chart

The serial interface timing chart is shown in Figure 4.7.3.2.




Fig. 4.7.3.2 Serial interface timing chart

4.7.4 Mask option

The serial interface may be selected for the following by mask option.

- (1) Whether or not the SIN terminal will use built-in pull down resistor may be selected.

 If the use of no pull down resistor is selected, take care that floating state does not occur at the SIN terminal. When the SIN terminal is not used, the use of pull down resistor should be selected.
- (2) Either complementary output or P channel (Pch) open drain as output specification for the SOUT terminal may be selected.
 - However, even if Pch open drain has been selected, application of voltage exceeding power source voltage to the SOUT terminal will be prohibited.
- (3) Whether or not the SCLK terminal will use pull down resistor which is turned ON during input mode (external clock) may be selected.
 - If the use of no pull down resistor is selected, take care that floating state does not occur at the SCLK terminal during input mode.
 - Normally, the use of pull down resistor should be selected.
- (4) As output specification during output mode, either complementary output or P channel (Pch) open drain output may be selected for the SCLK terminal.
- (5) Positive or negative logic can be selected for the signal logic of the SCLK pin (SCLK or SCLK). However, keep in mind that only pull-down resistance can be set for the input mode (pull-up resistance is not built-in).
- (6) LSB first or MSB first as input/output permutation of serial data may be selected.
- (7) Output port R11 may be assigned as SIOF output terminal which will indicate whether the serial interface is available to transmit or receive signals.

4.7.5 Control of serial interface

The control registers for the serial interface are explained below.

Table 4.7.5.1 Control bits of serial interface

A ddroop		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	SCTRG	IK10	KCP10	K10	SCTRG*3	-	Trigger	-	Serial I/F clock trigger
2E7H	SCIRG	IKIU	KCP10	KIU	EIK0	0	Enable	Mask	Interrupt mask register (K10)
25/11	14/	D	0.07	R	KCP10	0	□ □		Input comparison register (K10)
	W R/		VV	ĸ	K10	_ *2	High	Low	Input port data (K10)
	R13		R11		R13	0	High/On	Low/Off	Output port (R13)/BZ output control
		R12	SIOF	R10	R12	0	High/On	Low/Off	Output port (R12)/FOUT output control
2ECH			0.0.		R11	0	High	Low	Output port (R11, LAMP)
	R/W R/W		R/W	SIOF		Run	Stop	Output port (SIOF)	
		R			R10	0	High/On	Low/On	Output port (R10)/BZ output control
	SD3	SD2	SD1	SD0	SD3	×*5			
2F0H	020 022		OD.	000	SD2	×*5			Serial I/F data register (low-order 4 bits)
2. 0	R/W			SD1	×*5			Serial 17 data register (10 w order 4 ons)	
					SD0	×*5			
	SD7	SD6	SD5 SD4		SD7 SD6	×*5			
2F1H	<u> </u>		020	000 004		×*5			Serial I/F data register (high-order 4 bits)
		R/	W		SD5	×*5			Serial 12 data register (ingli order 1 orts)
					SD4	×*5			
	SCS1	SCS0	SE2	EISIO	SCS1	1			Serial I/F clock [SCS1, 0] 0 1 2 3
2F2H					SCS0	1	_	_	☐ mode selection Clock CLK CLK/2 CLK/4 Slave
		R/	W		SE2	0		↓ _	Serial I/F clock edge selection
					EISIO	0	Enable	Mask	Interrupt mask register (serial I/F)
	0	0	IK2	ISIO	0 *3	_ *2	-	-	Unused
2F3H	, , ,				0 *3	_ *2		_	Unused
	R			IK2 *4 ISIO *4	0	Yes	No	Interrupt factor flag (K20–K23)	
*1 Initial		, n				0	Yes	No	Interrupt factor flag (serial I/F)

^{*1} Initial value at initial reset

SD0-SD3, SD4-SD7: Serial interface data registers (2F0H, 2F1H)

These registers are used for writing and reading serial data.

During writing operation

When "1" is written: High level When "0" is written: Low level

Writes serial data will be output to SOUT terminal. From the SOUT terminal, the data converted to serial data as high (VDD) level bit for bits set at "1" and as low (VSS) level bit for bits set at "0".

During reading operation

When "1" is read out: High level When "0" is read out: Low level

The serial data input from the SIN terminal can be read by this register.

The data converted to parallel data, as high (VDD) level bit "1" and as low (VSS) level bit "0" input from SIN terminal. Perform data reading only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).

At initial reset, these registers will be undefined.

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

SCS1, SCS0: Clock mode selection register (2F2H•D3, D2)

Selects the synchronous clock for the serial interface (SCLK).

Table 4.7.5.2 Synchronous clock selection

SCS1	SCS0	Mode	Synchronous clock
0	0		CLK
0	1	Master mode	CLK/2
1	0		CLK/4
1	1	Slave mode	External clock

CLK: CPU system clock

Synchronous clock (SCLK) is selected from among the above 4 types: 3 types of internal clock and external clock.

At initial reset, external clock is selected.

SE2: Clock edge selection register (2F2H•D1)

Selects the timing for reading in the serial data input.

When "1" is written: Rising edge of SCLK When "0" is written: Falling edge of SCLK

Read-out: Valid

Selects whether the fetching for the serial input data to registers (SD0–SD7) at the rising edge (at "1" writing) or falling edge (at "0" writing) of the SCLK signal.

Pay attention if the synchtonous clock goes into reverse phase (SCLK \rightarrow $\overline{\text{SCLK}}$) through the mask option.

SCLK rising = \overline{SCLK} falling, SCLK falling = \overline{SCLK} rising

When the internal clock is selected as the synchronous clock (SCLK), a hazard occurs in the synchronous clock (SCLK) when data is written to register SE2.

The input data fetching timing may be selected but output timing for output data is fixed at SCLK rising edge.

At initial reset, falling edge of SCLK (SE2 = "0") is selected.

EISIO: Interrupt mask register (2F2H•D0)

This is the interrupt mask register of the serial interface.

When "1" is written: Enabled When "0" is written: Masked Read-out: Valid

At initial reset, this register is set to "0" (mask).

ISIO: Interrupt factor flag (2F3H•D0)

This is the interrupt factor flag of the serial interface.

When "1" is read out : Interrupt has occurred When "0" is read out : Interrupt has not occurred

Writing: Invalid

From the status of this flag, the software can decide whether the serial interface interrupt.

The interrupt factor flag is reset when it has been read out.

Note, however, that even if the interrupt is masked, this flag will be set to "1" after the 8 bits data input/output.

Be sure that the interrupt factor flag reading is done with the interrupt in the DI status (interrupt flag = "0").

At initial reset, this flag is set to "0".

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)

SCTRG: Clock trigger (2E7H•D3)

This is a trigger to start input/output of synchronous clock.

When "1" is written: Trigger When "0" is written: No operation Read-out: Always "0" $^{\circ}$

When this trigger is supplied to the serial interface activating circuit, the synchronous clock (SCLK) input/output is started.

As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.)

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from perforing trigger input multiple times, as leads to malfunctioning.

Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

SIOF (R11): Serial interface status (2ECH•D1)

Indicates the running status of the serial interface.

When "1" is read out: RUN status When "0" is read out: STOP status Writing: Invalid

The RUN status is indicated from immediatery after "1" is written to SCTRG bit through to the end of serial data input/output.

4.7.6 Programming notes

- (1) If the bit data of SE2 changes while SCLK is in the master mode, a hazard will be output to the SCLK pin. If this poses a problem for the system, be sure to set the SCLK to the external clock if the bit data of SE2 is to be changed.
- (2) Be sure that read-out of the interrupt factor flag (ISIO) is done only when the serial port is in the STOP status (SIOF = "0") and the DI status (interrupt flag = "0"). If read-out is performed while the serial data is in the RUN status (during input or output), the data input or output will be suspended and the initial status resumed. Read-out during the EI status (interrupt flag = "1") causes malfunctioning.
- (3) When using the serial interface in the master mode, the synchronous clock uses the CPU system clock. Accordingly, do not change the system clock (fosc1 ↔ fosc3) while the serial interface is operating.
- (4) Perform data writing/reading to data registers SD0-SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
- (5) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) Supply trigger only once every time the serial interface is placed in the RUN state. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.
- (6) Be sure that writing to the interrupt mask register is done only in the DI status (interrupt flag = "0"). Writing to the interrupt mask register while in the EI status (interrupt flag = "1") may cause malfunction.

4.8 LCD Driver (COM0-COM3, SEG0-SEG47)

4.8.1 Configuration of LCD driver

The S1C60N08 Series has four common terminals and 48 (SEG0–SEG47) segment terminals, so that an LCD with a maximum of 192 (48×4) segments can be driven. The power for driving the LCD is generated by the internal circuit, so there is no need to supply power externally.

The driving method is 1/4 duty (or 1/3, 1/2 duty is selectable by mask option) dynamic drive, adopting the four types of potential (1/3 bias), VDD, VL1, VL2 and VL3. Moreover, the 1/2 bias dynamic drive that uses three types of potential, VDD, VL1 = VL2 and VL3, can be selected by setting the mask option (drive duty can also be selected from 1/4, 1/3 or 1/2).

1/2 bias drive is effective when the LCD system voltage regulator is not used. The VL1 terminal and the VL2 terminal should be connected outside the IC.

The frame frequency is 32 Hz for 1/4 duty and 1/2 duty, and 42.7 Hz for 1/3 duty (in the case of fosc1 = 32.768 kHz).

Figures 4.8.1.1 to 4.8.1.6 show the drive waveform for each duty and bias.

Notes: • "fosc1" indicates the oscillation frequency of the oscillation circuit.

• If there is any segment pad that is set to be DC type, the internal LCD voltage regulator cannot be chosen in all models. Or, if the internal LCD voltage regulator is chosen in any model, the segment pad cannot be set to be DC type.

Table 4.8.1.1 LCD voltage regulator and DC output from SEG terminals

LCD system voltage regulator	DC output from SEG terminals		
Use	Not available		
Not use	Available		




Fig. 4.8.1.1 Drive waveform for 1/4 duty (1/3 bias)




Fig. 4.8.1.2 Drive waveform for 1/3 duty (1/3 bias)




Fig. 4.8.1.3 Drive waveform for 1/2 duty (1/3 bias)




Fig. 4.8.1.4 Drive waveform for 1/4 duty (1/2 bias)




Fig. 4.8.1.5 Drive waveform for 1/3 duty (1/2 bias)




Fig. 4.8.1.6 Drive waveform for 1/2 duty (1/2 bias)

4.8.2 Cadence adjustment of oscillation frequency

In the S1C60N08 Series, the LCD drive duty can be set to 1/1 duty by software. This function enables easy adjustment (cadence adjustment) of the oscillation frequency of the oscillation circuit. The procedure to set to 1/1 duty drive is as follows:

- ① Write "1" to the CSDC register at address 2E8H D3.
- Write the same value to all registers corresponding to COMs 0 through 3 of the display memory.

The frame frequency is 32 Hz (fosc1/1,024, when fosc1 = 32.768 kHz).

- Notes: Even when I/3 or 1/2 duty is selected by the mask option, the display data corresponding to all COM are valid during 1/1 duty driving. Hence, for 1/1 duty drive, set the same value for all display memory corresponding to COMs 0 through 3.
 - For cadence adjustment, set the display data corresponding to COMs 0 through 3, so that all the LCD segments go on.

Figures 4.8.2.1 and 4.8.2.2 show the 1/1 duty drive waveform in 1/3 bias and 1/2 bias driving.




Fig. 4.8.2.1 Drive waveform for 1/1 duty (1/3 bias)




Fig. 4.8.2.2 Drive waveform for 1/1 duty (1/2 bias)

4.8.3 Mask option (segment allocation)

(1) Segment allocation

As shown in Figure 4.1.2, segment data of the S1C60N08 Series is decided depending on display data written to the display memory at address 040H-06FH (Page 0) or 240H-26FH (Page 2).

- The mask option enables the display memory to be allocated entirely to either Page 0 or Page 2.
- The address and bits of the display memory can be made to correspond to the segment terminals (SEG0–SEG47) in any form through the mask option. This makes design easy by increasing the degree of freedom with which the liquid crystal panel can be designed.

Figure 4.8.3.1 shows an example of the relationship between the LCD segments (on the panel) and the display memory (when page 0 is selected) for the case of 1/3 duty.

Address		Da	ata				Common 0	Common 1	Common 2
Address	D3	D2	D1	D0		SEG10	9A, D0	9B, D1	9B, D0
09AH	d	с	b	a			(a)	(f)	(e)
09BH	p	g	f	e		SEG11	9A, D1	9B, D2	9A, D3
09CH	d'	c'	b'	a'	•		(b)	(g)	(d)
09DH	p'	g'	f'	e'		SEG12	9D, D1	9A, D2	9B, D3
					-		(f')	(c)	(p)

Display data memory allocation

Pin address allocation




Fig. 4.8.3.1 Segment allocation

(2) Drive duty

According to the mask option, either 1/4, 1/3 or 1/2 duty can be selected as the LCD drive duty. Table 4.8.3.1 shows the differences in the number of segments according to the selected duty.

Table 4.8.3.1 Differences according to selected duty

Duty	COM used	Max. number of segments	Frame frequency *
1/4	COM0-COM3	192 (48 × 4)	fosc1/1,024 (32 Hz)
1/3	COM0-COM2	144 (48 × 3)	fosc1/768 (42.7 Hz)
1/2	COM0-COM1	96 (48 × 2)	fosc1/1,024 (32 Hz)

* When fosc1 = 32 kHz

(3) Output specification

- The segment terminals (SEG0–SEG47) are selected by mask option in pairs for either segment signal output or DC output (VDD and Vss binary output). When DC output is selected, the data corresponding to COM0 of each segment terminal is output.
- When DC output is selected, either complementary output or Pch open drain output can be selected for each terminal by mask option.

Note: The terminal pairs are the combination of SEG (2*n) and SEG (2*n + 1) (where n is an integer from 0 to 23).

(4) Drive bias

For the drive bias of the S1C60N08 or the S1C60L08, either 1/3 bias or 1/2 bias can be selected by the mask option. When using the LCD system voltage regulator, it is fixed at 1/3 bias.

4.8.4 Control of LCD driver

Table 4.8.4.1 shows the LCD driver's control bits and their addresses. Figure 4.8.4.1 shows the display memory map.

	Table 1.6.1.11 Control ons of Bell arriver								
A -1 -1		Reg	ister						0
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0 0 0		0 LOF		0 *3	_ *2	-	-	Unused
2D0H	U	0		LOF	0 *3	- *2	-	-	Unused
2000	R R/W				0 *3	_ *2	-	-	Unused
	R R/W			LOF	1	Normal	All off	LCD all off control	
	CSDC	ETI2	ETI8	ETIO ETIOO		0	Static	Dynamic	LCD drive switch
2E8H	CSDC	EIIZ	2 =118	ETI32	ETI2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
200		D	۸۸/		ETI8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
	R/W			ETI32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)	

Table 4.8.4.1 Control bits of LCD driver

^{*4} Reset (0) immediately after being read




Fig. 4.8.4.1 Display memory map

LOF: LCD all Off control (2D0H•D0)

Controls the LCD display.

When "1" is written: LCD displayed When "0" is written: LCD is all off

Read-out: Valid

By writing "0" to the LOF register, all the LCD dots goes off, and when "1" is written, it returns to normal display.

Writing "0" outputs an off waveform to the SEG terminals, and does not affect the content of the display memory.

After an initial reset, LOF is set to "1".

CSDC: LCD drive switch (2E8H•D3)

The LCD drive format can be selected with this switch.

When "1" is written: Static drive When "0" is written: Dynamic drive

Read-out: Valid

At initial reset, dynamic drive (CSDC = "0") is selected.

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

Display memory (040H-06FH or 240H-26FH)

The LCD segments are lit or turned off depending on this data.

When "1" is written: Lit When "0" is written: Not lit

Read-out: Valid for Page 0 Undefined Page 2

By writing data into the display memory allocated to the LCD segment (on the panel), the segment can be lit or put out.

At initial reset, the contents of the display memory are undefined.

4.8.5 Programming notes

- (1) When Page 0 is selected for the display memory, the memory data and the display will not match until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
- (2) When Page 2 is selected for the display memory, that area becomes write-only. Consequently, data cannot be rewritten by arithmetic operations (such as AND, OR, ADD, SUB).

4.9 Clock Timer

4.9.1 Configuration of clock timer

The S1C60N08 Series has a built-in clock timer as the source oscillator for prescaler. The clock timer is configured of a seven-bit binary counter that serves as the input clock, a 256 Hz signal output by the prescaler. Data of the four high-order bits (16 Hz–2 Hz) can be read out by the software. Figure 4.9.1.1 is the block diagram for the clock timer.




Fig. 4.9.1.1 Clock timer block diagram

Ordinarily, this clock timer is used for all types of timing functions such as clocks.

The input clock of the clock timer is output through the prescaler, so the prescaler mode must be set correctly to suit the crystal oscillator to be used (32.768 kHz or 38.4 kHz). For how to set the prescaler, see Section 4.3. "Oscillation Circuit and Prescaler".

4.9.2 Interrupt function

The clock timer can cause interrupts at the falling edge of 32 Hz, 8 Hz and 2 Hz signals. Software can set whether to mask any of these frequencies.

Figure 4.9.2.1 is the timing chart of the clock timer.




Fig. 4.9.2.1 Clock timer timing chart

As shown in Figure 4.9.2.1, interrupt is generated at the falling edge of the frequencies (32 Hz, 8 Hz, 2 Hz). At this time, the corresponding interrupt factor flag (TI32, TI8, TI2) is set to "1". Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (ETI32, ETI8, ETI2). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

4.9.3 Control of clock timer

Table 4.9.3.1 shows the clock timer control bits and their addresses.

Table 4.9.3.1 Control bits of clock timer

Table 177611 Commercial of clock time.									
Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name Init *1 1		0	Comment	
	TM3	TMO	TM1	TMO	TM3	0			Clock timer data (2 Hz)
25011	TIVIS	TM2		TIVIO	TM2	0			Clock timer data (4 Hz)
2E0H			₹		TM1	0			Clock timer data (8 Hz)
			`		TM0	0			Clock timer data (16 Hz)
	CCDC	ETI2	ETI8	ETI32	CSDC	0	Static	Dynamic	LCD drive switch
2E8H	CSDC	ETIZ	E110	E1132	ETI2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
200		D	0.07		ETI8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
	R/W					0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
	_	TIO	TIO	TIOO	0 *3	- *2	-	-	Unused
2E9H	0	TI2	TI8 TI32		TI2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
22311			₹		TI8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
			τ		TI32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
	TMRST	SWRUN	CWDCT	IOC0	TMRST*3	Reset	Reset	-	Clock timer reset
2EEH	TIVIKST	SWRUN	SWKSI	1000	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
ZEEN	W	DAM	10/	R/W	SWRST*3	Reset	Reset	-	Stopwatch timer reset
		R/W	W		IOC0	0	Output	Input	I/O control register 0 (P00–P03)

^{*1} Initial value at initial reset

*5 Undefined

TM0-TM3: Timer data (2E0H)

The 16 Hz-2 Hz timer data of the clock timer can be read out with this register. These four bits are readout only, and writing operations are invalid.

At initial reset, the timer data is initialized to "0H".

ETI32, ETI8, ETI2: Interrupt mask registers (2E8H•D0-D2)

These registers are used to select whether to mask the clock timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Read-out: Valid

The interrupt mask registers (ETI32, ETI8, ETI2) are used to select whether to mask the interrupt to the separate frequencies (32 Hz, 8 Hz, 2 Hz).

Writing to the interrupt mask registers can be done only in the DI status (interrupt flag = "0").

At initial reset, these registers are all set to "0".

TI32, TI8, TI2: Interrupt factor flags (2E9H•D0-D2)

These flags indicate the status of the clock timer interrupt.

When "1" is read out: Interrupt has occurred When "0" is read out: Interrupt has not occurred

Writing: Invalid

The interrupt factor flags (TI32, TI8, TI2) correspond to the clock timer interrupts of the respective frequencies (32 Hz, 8 Hz, 2 Hz). The software can judge from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal. These flags can be reset through being read out by the software. Also, the flags can be read out only in the DI status (interrupt flag = "0").

At initial reset, these flags are set to "0".

^{*3} Always "0" being read

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Clock Timer)

TMRST: Clock timer reset (2EEH•D3)

This bit resets the clock timer.

When "1" is written: Clock timer reset When "0" is written: No operation Read-out: Always "0"

The clock timer is reset by writing "1" to TMRST. The clock timer starts immediately after this. No operation results when "0" is written to TMRST.

This bit is write-only, and so is always "0" at read-out.

4.9.4 Programming notes

- (1) The prescaler mode must be set correctly to suit the crystal oscillator to be used.
- (2) When the clock timer has been reset, the interrupt factor flag (TI) may sometimes be set to "1". Consequently, perform flag read-out (reset the flag) as necessary at reset.
- (3) The input clock of the watchdog timer is the 2 Hz signal of the clock timer, so that the watchdog timer may be counted up at timer reset.
- (4) Read-out the interrupt factor flag (TI) only during the DI status (interrupt flag = "0"). Read-out during EI status (interrupt flag = "1") will cause malfunction.

4.10 Stopwatch Timer

4.10.1 Configuration of stopwatch timer

The S1C60N08 Series incorporates a 1/100 sec and 1/10 sec stopwatch timer. The stopwatch timer is configured of a two-stage, four-bit BCD counter serving as the input clock of an approximately 100 Hz signal (signal obtained by approximately demultiplying the 256 Hz signal output by the prescaler). Data can be read out four bits at a time by the software.

Figure 4.10.1.1 is the block diagram of the stopwatch timer.




Fig. 4.10.1.1 Stopwatch timer block diagram

The stopwatch timer can be used as a separate timer from the clock timer. In particular, digital watch stopwatch functions can be realized easily with software.

The input clock of the stopwatch timer is output through the prescaler, so the prescaler mode must be set correctly to suit the crystal oscillator to be used (32.768 kHz or 38.4 kHz). For how to set the prescaler, see Section 4.3, "Oscillation Circuit and Prescaler".

4.10.2 Count-up pattern

The stopwatch timer is configured of four-bit BCD counters SWL and SWH.

The counter SWL, at the stage preceding the stopwatch timer, has an approximated 100 Hz signal for the input clock. It counts up every 1/100 sec, and generates an approximated 10 Hz signal. The counter SWH has an approximated 10 Hz signal generated by the counter SWL for the input clock. It count-up every 1/10 sec, and generated 1 Hz signal.

Figure 4.10.2.1 shows the count-up pattern of the stopwatch timer.




Fig. 4.10.2.1 Count-up pattern of stopwatch timer

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

SWL generates an approximated 10 Hz signal from the basic 256 Hz signal. The count-up intervals are 2/256 sec and 3/256 sec, so that finally two patterns are generated: 25/256 sec and 26/256 sec intervals. Consequently, these patterns do not amount to an accurate 1/100 sec.

SWH counts the approximated 10 Hz signals generated by the 25/256 sec and 26/256 sec intervals in the ratio of 4:6, to generate a 1 Hz signal. The count-up intervals are 25/256 sec and 26/256 sec, which do not amount to an accurate 1/10 sec.

4.10.3 Interrupt function

The 10 Hz (approximate 10 Hz) and 1 Hz interrupts can be generated through the overflow of stopwatch timers SWL and SWH respectively. Also, software can set whether to separately mask the frequencies described earlier.

Figure 4.10.3.1 is the timing chart for the stopwatch timer.




Fig. 4.10.3.1 Stopwatch timer timing chart

As shown in Figure 4.10.3.1, the interrupts are generated by the overflow of their respective counters ("9" changing to "0"). Also, at this time the corresponding interrupt factor flags (SWIT0, SWIT1) are set to "1". The respective interrupts can be masked separately through the interrupt mask registers (EISWIT0, EISWIT1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of their corresponding counters.

4.10.4 Control of stopwatch timer

Table 4.10.4.1 list the stopwatch timer control bits and their addresses.

Table 4.10.4.1 Control bits of stopwatch timer

Register			0						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
2E1H	SWL3	SWL2	SWL1	SWL0	SWL3	0			☐ MSB
					SWL2	0			Stopwatch timer 1/100 sec data (BCD)
			3		SWL1	0			Stopwatch timer 1/100 see data (BCD)
					SWL0	0			□ LSB
	SWH3	SWH2	SWH1	SWH0	SWH3	0			MSB
2E2H	011110				SWH2	0			Stopwatch timer 1/10 sec data (BCD)
LLLI		F	3		SWH1	0			Stopwaten timer 1/10 see data (BCB)
					SWH0	0			□ LSB
	HLMOD	BLD0	EISWIT1	EISWIT0	HLMOD	0	Heavy load	Normal	Heavy load protection mode register
2E6H					BLD0	0	Low	Normal	Sub-BLD evaluation data
22011	R/W	R	R/W		EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
					EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
	IK1	IK0	SWIT1	SWIT0	IK1 *4	0	Yes	No	Interrupt factor flag (K10)
2EAH					IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
		F	2		SWIT1 *4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)
	, ,				SWIT0 *4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)
2EEH	TMRST	SWRUN	SWRST	IOC0	TMRST*3	Reset	Reset	-	Clock timer reset
					SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
	W	R/W	W	R/W	SWRST*3	Reset	Reset	-	Stopwatch timer reset
					IOC0	0	Output	Input	I/O control register 0 (P00–P03)

^{*1} Initial value at initial reset

SWL0-SWL3: Stopwatch timer 1/100 sec (2E1H)

Data (BCD) of the 1/100 sec column of the stopwatch timer can be read out. These four bits are read-only, and cannot be used for writing operations.

At initial reset, the timer data is set to "0H".

SWH0-SWH3: Stopwatch timer 1/10 sec (2E2H)

Data (BCD) of the 1/10 sec column of the stopwatch timer can be read out. These four bits are read-only, and cannot be used for writing operations.

At initial reset, the timer data is set to "0H".

EISWIT0, EISWIT1: Interrupt mask registers (2E6H•D0 and D1)

These registers are used to select whether to mask the stopwatch timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Read-out: Valid

The interrupt mask registers (EISWIT0, EISWIT1) are used to separately select whether to mask the 10 Hz and 1 Hz interrupts.

At initial reset, these registers are both set to "0".

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

SWIT0, SWIT1: Interrupt factor flags (2EAH•D0 and D1)

These flags indicate the status of the stopwatch timer interrupt.

When "1" is read out: Interrupt has occurred When "0" is read out: Interrupt has not occurred

Writing: Invalid

The interrupt factor flags (SWIT0, SWIT1) correspond to the 10 Hz and 1 Hz interrupts respectively. With these flags, the software can judge whether a stopwatch timer interrupt has occurred. However, regardless of the interrupt mask register setting, these flags are set to "1" by the counter overflow.

These flags are reset when read out by the software. Also, read-out is only possible in the DI status (interrupt flag = "0").

At initial reset, these flags are set to "0".

SWRST: Stopwatch timer reset (2EEH•D1)

This bit resets the stopwatch timer.

When "1" is written: Stopwatch timer reset

When "0" is written: No operation Read-out: Always "0"

The stopwatch timer is reset when "1" is written to SWRST. When the stopwatch timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. This bit is write-only, and is always "0" at read-out.

SWRUN: Stopwatch timer RUN/STOP (2EEH•D2)

This bit controls RUN/STOP of the stopwatch timer.

When "1" is written: RUN When "0" is written: STOP Read-out: Valid

The stopwatch timer enters the RUN status when "1" is written to SWRUN, and the STOP status when "0" is written.

In the STOP status, the timer data is maintained until the next RUN status or resets timer. Also, when the STOP status changes to the RUN status, the data that was maintained can be used for resuming the count. When the timer data is read out in the RUN status, correct read-out may be impossible because of the carry from the low-order bit (SWL) to the high-order bit (SWH). This occurs when read-out has extended over the SWL and SWH bits when the carry occurs. To prevent this, perform read out after entering the STOP status, and then return to the RUN status. Also, the duration of the STOP status must be within 976 μ sec (256 Hz 1/4 cycle).

At initial reset, this register is set to "0".

4.10.5 Programming notes

- (1) The prescaler mode must be set correctly so that the stopwatch timer suits the crystal oscillator to be used.
- (2) If timer data is read out in the RUN status, the timer must be made into the STOP status, and after data is read out the RUN status can be restored. If data is read out when a carry occurs, the data cannot be read correctly.
 - Also, the processing above must be performed within the STOP interval of 976 μ sec (256 Hz 1/4 cycle).
- (3) Read-out of the interrupt factor flag (SWIT) must be done only in the DI status (interrupt flag = "0"). Read-out during EI status (interrupt flag = "1") will cause malfunction.

4.11 Sound Generator

4.11.1 Configuration of sound generator

The S1C60N08 Series outputs buzzer signals (BZ, \overline{BZ}) to drive the piezoelectric buzzer.

The frequency of the buzzer signal is software-selectable from eight kinds of demultiplied fosc1. Further, a digital envelope can be added to the buzzer signal through duty ratio control.

Figure 4.11.1.1 shows the sound generator configuration. Figure 4.11.1.2 shows the sound generator timing chart.




Fig. 4.11.1.1 Configuration of sound generator




Fig. 4.11.1.2 Timing chart of sound generator

4.11.2 Frequency setting

The frequencies of the buzzer signals (BZ, \overline{BZ}) are set by writing data to registers BZFQ0-BZFQ2. Table 4.11.2.1 lists the register setting values and the frequencies that can be set.

Table 1111211 Selling of frequencies of chicker signals									
BZFQ			Buzzer frequency (Hz)						
2	1	0	Demultiplier ratio	When fosc1 = 32 kHz	When fosc1 = 38.4 kHz				
0	0	0	fosc1/8	4,096.0	4,800.0				
0	0	1	fosc1/10	3,276.8	3,840.0				
0	1	0	fosc1/12	2,730.7	3,200.0				
0	1	1	fosc1/14	2,340.6	2,742.9				
1	0	0	foscı/16	2,048.0	2,400.0				
1	0	1	fosc1/20	1,638.4	1,920.0				
1	1	0	fosc1/24	1,365.3	1,600.0				
1	1	1	fosc1/28	1,170.3	1,371.4				

Table 4.11.2.1 Setting of frequencies of buzzer signals

Note: A hazard may be observed in the output waveform of the BZ and \overline{BZ} signals when data of the buzzer frequency selection registers (BZFQ0–BZFQ2) changes.

4.11.3 Digital envelope

A duty ratio control data envelope (with duty ratio change in eight stages) can be added to the buzzer signal (BZ, \overline{BZ}).

The duty ratio is the ratio of the pulse width compared with the pulse cycle. The BZ output is TH/ (TH+TL) when the high level output is TH and the low level output is TL. The \overline{BZ} output (BZ inverted output) is TL/ (TH+TL). Also, care must be taken because the duty ratio differs depending on the buzzer frequency.

The envelope is added by writing "1" to register ENVON. If "0" is written the duty ratio is fixed to the maximum. Also, if the envelope is added, the duty ratio is reverted to the maximum by writing "1" in register ENVRST, and the duty ratio also becomes the maximum at the start of the buzzer signal output. The decay time of the envelope (time for the duty ratio to change) can be selected with the register ENVRT. This time is 62.5 msec (16 Hz) when "0" is written, and 125 msec (8 Hz) when "1" is written. However, a maximum difference of 4 msec is taken from envelope-ON until the first change. Table 4.11.3.1 lists the duty rates and buzzer frequencies. Figure 4.11.3.1 shows the digital envelope timing chart.

BZFQ 2 0 1 0 1 (register) 0 0 0 0 1 1 1 0 0 0 1 1 0 1 1 Duty rate 0 Level 1 (max.) 8/16 8/20 12/24 12/28 7/16 7/20 11/24 11/28 Level 2 Level 3 6/20 10/24 10/28 6/16 Level 4 5/16 5/20 9/24 9/28 4/16 4/20 8/24 8/28 Level 5 7/24 Level 6 3/16 3/20 7/28 2/16 2/20 6/24 6/28 Level 7 5/24 Level 8 (min.) 1/16 1/20 5/28

Table 4.11.3.1 Duty rates and buzzer frequencies




Fig. 4.11.3.1 Digital envelope timing chart

4.11.4 Mask option

- (1) Selection can be made whether to output the BZ signal from the R10 terminal.
- (2) Selection can be made whether to output the \overline{BZ} signal from the R13 terminal. However, if the BZ signal is not output the \overline{BZ} signal cannot be output.
- (3) Selection can be made to perform the \overline{BZ} signal output control through the R10 register or the R13 register.

See Section 4.5, "Output Ports" for details of the above mask option.

4.11.5 Control of sound generator

Table 4.11.5.1 lists the sound generator's control bits and their addresses.

Table 4.11.5.1 Control bits of sound generator

Table 1.11.5.1 Common bus of sound generality										
Address	Register								Comment	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
2ECH	R13	R12	R11	R10	R13	0	High/On	Low/Off	Output port (R13)/BZ output control	
			SIOF		R12	0	High/On	Low/Off	Output port (R12)/FOUT output control	
				R11		0	High	Low	Output port (R11, LAMP)	
	R/W		R/W	R/W	SIOF	0	Run	Stop	Output port (SIOF)	
			R	R10	0	High/On	Low/On	Output port (R10)/BZ output control		
	BZFQ2	D7504	Q1 BZFQ0	ENVRST	BZFQ2	0			Buzzer [BZFQ2–0] 0 1 2 3	
05011		BZFQ1			BZFQ1	0			frequency Frequency fosci/8 fosci/10 fosci/12 fosci/14	
2F6H	R/W				BZFQ0	0			BZFQ2-0 4 5 6 7 Frequency fosci/16 fosci/20 fosci/24 fosci/28	
			_	W	ENVRST*3	Reset	Reset	_	Envelope reset	
	ENVON	ENVRT	AMPDT	AMPON	ENVON	0	On	Off	Envelope On/Off	
2F7H					ENVRT	0	1.0 sec	0.5 sec	Envelope cycle selection register	
26/11	R/W		R	R/W	AMPDT	1	+>-	+<-	Analog comparator data	
					AMPON	0	On	Off	Analog comparator On/Off	

^{*1} Initial value at initial reset

BZFQ0-BZFQ2: Buzzer frequency selection register (2F6H•D1-D3)

This is used to select the frequency of the buzzer signal.

Table 4.11.5.2 Buzzer frequency

BZFQ2	BZFQ1	BZFQ0	Buzzer frequency (Hz)
0	0	0	fosc1/8
0	0	1	fosc1/10
0	1	0	fosc1/12
0	1	1	fosc1/14
1	0	0	foscı/16
1	0	1	fosc1/20
1	1	0	fosc1/24
1	1	1	fosc1/28

Buzzer frequency is selected from the above eight types that have been divided by fosc1 (oscillation frequency of the OSC1 oscillation circuit).

At initial reset, fosc1/8 (Hz) is selected.

ENVRST: Envelope reset (2F6H•D0)

This is the reset input to make the duty ratio of the buzzer signal the maximum.

When "1" is written: Reset input When "0" is written: No operation Read-out: Always "0"

When the envelope is added to the buzzer signal, the duty ratio is made maximum through this reset input. When the envelope is not added or when the buzzer signal is not output, the reset input is invalid.

ENVON: Envelope ON/OFF (2F7H•D3)

This controls adding the envelope to the buzzer signal.

When "1" is written: Envelope added (ON) When "0" is written: No envelope (OFF)

Read-out: Valid

The envelope is the digital envelope based on duty ratio control. When there is no envelope, the duty ratio is fixed to the maximum.

At initial reset, no envelope (OFF) is selected.

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

ENVRT: Envelope decay time (2F7H•D2)

This input selects the decay time of the envelope added to the buzzer signal.

When "1" is written : 1.0~sec (125 $msec \times 7 = 875~msec$) When "0" is written : 0.5~sec (62.5 $msec \times 7 = 437.5~msec$)

Read-out: Valid

The decay time of the digital envelope is decided by the time taken for the duty ratio to change. When "1" is written to ENVRT the time is 125 msec (8 Hz) units, and when "0" is written it is 62.5 msec (16 Hz) units.

At initial reset, 0.5 sec (437.5 msec) is selected.

R10, R13 (at BZ, BZ output selection): Special output port data (2ECH•D0, D3)

These control output of the buzzer signals (BZ, \overline{BZ}).

When "1" is written: Buzzer signal output When "0" is written: Low level (DC) output

Read-out: Valid

• BZ output under R13 control

BZ output and \overline{BZ} output can be controlled independently. BZ output is controlled by writing data to register R10. \overline{BZ} output is controlled by writing data to register R13.

• BZ output under R10 control

By writing data to register R10 only, BZ output and \overline{BZ} output can be controlled simultaneously. In this case, register R13 can be used as a read/write one-bit general register. This register does not affect \overline{BZ} output (output to pin R13).

At initial reset, R10 and R13 are set to "0".

4.11.6 Programming note

A hazard may be observed in the output waveform of the BZ and \overline{BZ} signals when data of the output registers (R10, R13) and the buzzer frequency selection registers (BZFQ0-BZFQ2) changes.

4.12 Event Counter

4.12.1 Configuration of event counter

The S1C60N08 Series has an event counter that counts the clock signals input from outside.

The event counter is configured of a pair of eight-bit binary counters (UP counters). The clock pulses are input through terminals K02 and K03 of the input port.

The clock signals input from the terminals are input to the event counter via the noise rejector.

The event counter detects the phases of the two clock signals. Software selection provides for two modes, the phase detection mode in which one of the counters can be chosen to input the clock signal, and the separate mode in which each clock signal is input to different counters.

Figure 4.12.1.1 shows the configuration of the event counter.




Fig. 4.12.1.1 Configuration of event counter

4.12.2 Switching count mode

The event counter detects the phases of the two clock signals. Software selection provides for two modes, the phase detection mode in which one of the counters can be chosen to input the clock signal, and the separate mode in which each clock signal is input to different counters.

Selection can be made by writing data to the EVSEL register. When "0" is written the phase detection mode is enabled, and when "1" is written the separate mode is enabled.

In the phase detection mode, the clock signals having different phases must be input simultaneously to terminals K02 and K03. When the input from terminal K02 is fast the clock signal is input to event counter 1, and when the input from terminal K03 is fast the clock signal is input to event counter 0. In the separate mode, input from terminal K02 is made to event counter 0, and input from terminal K03 is made to event counter 1.

Figure 4.12.2.1 is the timing chart for the event counter.




Fig. 4.12.2.1 Event counter timing chart

4.12.3 Mask option

The clock frequency of the noise rejector can be selected as fosc1/16 or fosc1/128. Table 4.12.3.1 lists the defined time depending on the frequency selected.

Table 4.12.3.1 Defined time depending on frequency selected

Selection	fosc1 = 32	2.768 kHz	fosc1 = 38.400 kHz		
Selection	fosc ₁ /16	fosc1/128	fosc ₁ /16	fosc1/128	
TN	0.24	1.95	0.20	1.66	
Ton	0.74	5.86	0.63	5.00	
Toff	0.74	5.86	0.63	5.00	
TP	0.74	5.86	0.63	5.00	
Тн	0.74	5.86	0.63	5.00	
TL	0.74	5.86	0.63	5.00	

TN: Max value
Others: Min value

(Unit: msec)

4.12.4 Control of event counter

Table 4.12.4.1 shows the event counter control bits and their addresses.

Table 4.12.4.1 Control bits of event counter

		Rea	ister							
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	E) (00	E) (00	E)/04	E1/00	EV03	0			7	
2F8H	EV03	EV02	EV01	EV00	EV02	0			Front country 0 (loss and a 4 bits)	
2500			3		EV01	0			Event counter 0 (low-order 4 bits)	
			`		EV00	0				
	EV07	EV06	EV05	EV04	EV07	0			7	
2F9H	L V 07		L V 00	L V 0 7	EV06	0			Event counter 0 (high-order 4 bits)	
21 011		F	₹		EV05	0			Event counter o (nigh-order 4 bits)	
			`		EV04	0				
	EV13	EV12	EV11	EV10	EV13	0				
2FAH					EV12	0			Event counter 1 (low-order 4 bits)	
		F	R		EV11	0			(:)	
				<u> </u>	EV10	0				
	EV17	EV16	EV15	EV14	EV17	0				
2FBH					EV16	0			Event counter 1 (high-order 4 bits)	
		F	3		EV15	0				
					EV14	0	0 .	Di	<u></u>	
	EVSEL	ENRUN	EV1RST	EV0RST	EVSEL	0	Separate		Event counter mode selection	
2FCH					EVADOT+3	0 Posst	Run	Stop	Event counter Run/Stop	
	R/	W	V	V	EV1RST*3 EV0RST*3		Reset	-	Event counter 1 reset	
					EANK91*3	Reset	Reset	_	Event counter 0 reset	

^{*1} Initial value at initial reset

EV00-EV03: Event counter 0 low-order data (2F8H)

The four low-order data bits of event counter 0 are read out. These four bits are read-only, and cannot be used for writing. At initial reset, event counter 0 is set to "00H".

EV04-EV07: Event counter 0 high-order data (2F9H)

The four high-order data bits of event counter 0 are read out. These four bits are read-only, and cannot be used for writing. At initial reset, event counter 0 is set to "00H".

EV10-EV13: Event counter 1 low-order data (2FAH)

The four low-order data bits of event counter 1 are read out. These four bits are read-only, and cannot be used for writing. At initial reset, event counter 1 is set to "00H".

EV14-EV17: Event counter 1 high-order data (2FBH)

The four high-order data bits of event counter 1 are read out. These four bits are read-only, and cannot be used for writing. At initial reset, event counter 1 is set to "00H".

EV0RST: Event counter 0 reset (2FCH•D0)

This is the register for resetting event counter 0.

When "1" is written: Event counter 0 reset

When "0" is written: No operation Read-out: Always "0"

When "1" is written, event counter 0 is reset and the data becomes "00H". When "0" is written, no operation is executed.

This is a write-only bit, and is always "0" at read-out.

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

EV1RST: Event counter 1 reset (2FCH•D1)

This is the register for resetting event counter 1.

When "1" is written: Event counter 1 reset

When "0" is written: No operation Read-out: Always "0"

When "1" is written, event counter 1 is reset and the data becomes "00H". When "0" is written, no operation is executed.

This is a write-only bit, and is always "0" at read-out.

EVRUN: Event counter RUN/STOP (2FCH•D2)

This register controls the event counter RUN/STOP status.

When "1" is written: RUN When "0" is written: STOP Read-out: Valid

When "1" is written, the event counter enters the RUN status and starts receiving the clock signal input. When "0" is written, the event counter enters the STOP status and the clock signal input is ignored. (However, input to the input port is valid.)

At initial reset, this register is set to "0".

EVSEL: Event counter mode (2FCH•D3)

This register control the count mode of the event counter.

When "1" is written: Separate
When "0" is written: Phase detection

Read-out: Valid

When "0" is written, the phases of the two clock signals are detected, and the phase detection mode is selected, in which one of the counters is chosen to input the clock signal. When "1" is written, the separate mode is selected, in which each clock signal is input to different counters.

At initial reset, this register is set to "0".

4.12.5 Programming notes

- (1) After the event counter has written data to the EVRUN register, it operates or stops in synchronization with the falling edge of the noise rejector clock or stops. Hence, attention must be paid to the above timing when input signals (input to K02 and K03) are being received.
- (2) To prevent erroneous reading of the event counter data, read out the counter data several times, compare it, and use the matching data as the result.

4.13 Analog Comparator

4.13.1 Configuration of analog comparator

The S1C60N08 Series incorporates an MOS input analog comparator. This analog comparator, which has two differential input terminals (inverted input terminal AMPM, non-inverted input terminal AMPP), can be used for general purposes.

Figure 4.13.1.1 shows the configuration of the analog comparator.




Fig. 4.13.1.1 Configuration of analog comparator

4.13.2 Operation of analog comparator

The analog comparator is ON when the AMPON register is "1", and compares the input levels of the AMPP and AMPM terminals. The result of the comparison is read from the AMPDT register. It is "1" when AMPP (+) > AMPM (-) and "0" when AMPP (+) < AMPM (-).

After the analog comparator goes ON it takes a maximum of 3 msec until the output stabilizes.

4.13.3 Control of analog comparator

Table 4.13.3.1 lists the analog comparator control bits and their addresses.

Table 4.13.3.1 Control bits of analog comparator

Address		Reg	ister						Commant			
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment			
	ENIVON.	ENI/DT	AMPDT	AMDDT	AMPON	ENVON	0	On	Off	Envelope On/Off		
2F7H	EINVOIN	ENVKI	AIVIPUT	AIVIPON	ENVRT	0	1.0 sec	0.5 sec	Envelope cycle selection register			
2F/H		14/	_	1	-	-	DAV	AMPDT	1	+>-	+<-	Analog comparator data
	R/	VV	K	R/W	AMPON	0	On	Off	Analog comparator On/Off			

^{*1} Initial value at initial reset

AMPON: Analog comparator ON/OFF (2F7H•D0)

Switches the analog comparator ON and OFF.

When "1" is written: The analog comparator goes ON When "0" is written: The analog comparator goes OFF

Read-out: Valid

The analog comparator goes ON when "1" is written to AMPON, and OFF when "0" is written. At initial reset, AMPON is set to "0".

AMPDT: Analog comparator data (2F7H•D1)

Reads out the output from the analog comparator.

When "1" is read out : AMPP(+) > AMPM(-) When "0" is read out : AMPP(+) < AMPM(-)

Writing: Invalid

AMPDT is "0" when the input level of the inverted input terminal (AMPM) is greater than the input level of the noninverted input terminal (AMPP); and "1" when smaller.

At initial reset, AMPDT is set to "1".

4.13.4 Programming notes

- (1) To reduce current consumption, set the analog comparator to OFF when it is not necessary.
- (2) After setting AMPON to "1", wait at least 3 msec for the operation of the analog comparator to stabilize before reading the output data of the analog comparator from AMPDT.

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

4.14 Battery Life Detection (BLD) Circuit

4.14.1 Configuration of BLD circuit

The S1C60N08 Series has a built-in battery life detection (BLD) circuit, so that the software can find when the source voltage lowers. The configuration of the BLD circuit is shown in Figure 4.14.1.1.

Also provides a heavy load protection function and an associated sub-BLD circuit. See Section 4.15, "Heavy Load Protection Function and Sub-BLD Circuit".

Turning the BLD operation ON/OFF is controlled through the software (HLMOD, BLS). Moreover, when a drop in source voltage (BLD0 = "1") is detected by the sub-BLD circuit, BLD operation is periodically performed by the hardware until the source voltage is recovered (BLD0 = "0").

Because the power current consumption of the IC increases when the BLD operation is turned ON, set the BLD operation to OFF unless otherwise necessary.




Fig. 4.14.1.1 Configuration of BLD circuit

4.14.2 Programmable selection of evaluation voltage

In the S1C60N08 Series, the evaluation voltage for judging the battery life can be switched by programming. Consequently, the optimum evaluation voltage can be set for the battery used.

One of eight evaluation voltages can be selected with the software. Table 4.14.2.1 lists the evaluation

One of eight evaluation voltages can be selected with the software. Table 4.14.2.1 lists the evaluation voltages for the models in the S1C60N08 Series.

Re	gister sett	ing	Evaluation voltage (V)				
BLC2	BLC1	BLC0	S1C60L08	S1C60N08	S1C60A08		
0	0	0	1.05	2.20	2.20		
0	0	1	1.10	2.25	2.25		
0	1	0	1.15	2.30	2.30		
0	1	1	1.20	2.35	2.35		
1	0	0	1.25	2.40	2.40		
1	0	1	1.30	2.45	2.45		
1	1	0	1.35	2.50	2.50		
1	1	1	1.40	2.55	2.55		

Table 4.14.2.1 Evaluation voltages for BLD circuit

See the electrical characteristics for the evaluation voltage accuracy.

4.14.3 Detection timing of BLD circuit

This section explains the timing for when the BLD circuit writes the result of the source voltage detection to the BLD latch.

Turning the BLD operation ON/OFF is controlled through the software (HLMOD, BLS). Moreover, when a drop in source voltage (BLD0 = "1") is detected by the sub-BLD circuit, BLD operation is periodically performed by the hardware until the source voltage is recovered (BLD0 = "0").

The result of the source voltage detection is written to the BLD latch by the BLD circuit, and this data can be read out by the software to find the status of the source voltage.

There are three status, explained below, for the detection timing of the BLD circuit.

(1) Sampling with HLMOD set to "1"

When HLMOD is set to "1" and BLD sampling executed, the detection results can be written to the BLD latch in the following two timings.

- ① Immediately after the time for one instruction cycle has ended immediately after HLMOD = "1"
- ② Immediately after sampling in the 2 Hz cycle output by the clock timer while HLMOD = "1"

Consequently, the BLD latch data is loaded immediately after HLMOD has been set to "1", and at the same time the new detection result is written in 2 Hz cycles.

To obtain a stable BLD detection result, the BLD circuit must be set to ON with at least 100 μ sec. When the CPU system clock is fosc3 in the S1C60A08, the detection result at the timing in \oplus above may be invalid or incorrect. (When performing BLD detection using the timing in \oplus , be sure that the CPU system clock is fosc1.)

(2) Sampling with BLS set to "1"

When BLS is set to "1", BLD detection is executed. As soon as BLS is reset to "0" the detection result is loaded to the BLD latch. To obtain a stable BLD detection result, the BLD circuit must be set to ON with at least 100 μ sec. Hence, to obtain the BLD detection result, follow the programming sequence below.

- 0. Set HLMOD to "1" (only when the CPU system clock is fosc3 in the S1C60A08)
- 1. Set BLS to "1"
- 2. Maintain at 100 µsec minimum
- 3. Set BLS to "0"
- 4. Read out BLD
- 5. Set HLMOD to "0" (only when the CPU system clock is fosc3 in the S1C60A08)

However, when a crystal oscillation clock (fosc1) is selected for the CPU system clock in the S1C60N08, S1C60L08, and S1C60A08, the instruction cycles are long enough, so that there is no need for concern about maintaining $100 \mu sec$ for the BLS = "1" with the software.

(3) Sampling by hardware when sub-BLD latch is set to "1"

When BLD0 (sub-BLD latch) is set to "1", the detection results can be written to the BLD0 (sub-BLD latch) and BLD1 (BLD latch) in the following two timings (same as that sampling with HLMOD set to "1").

- ① Immediately after the time for one instruction cycle has ended immediately after BLD0 = "1"
- ② Immediately after sampling in the 2 Hz cycle output by the clock timer while BLD0 = "1"

Consequently, the BLD0 (sub-BLD latch) and BLD1 (BLD latch) data are loaded immediately after BLD0 (sub-BLD latch) has been set to "1", and at the same time the new detection result is written in 2 Hz cycles.

To obtain a stable BLD detection result, the BLD circuit must be set to ON with at least 100 μ sec. When the CPU system clock is fosc3 in the S1C60A08, the detection result at the timing in \oplus above may be invalid or incorrect.

4.14.4 Control of BLD circuit

Table 4.14.4.1 shows the BLD circuit's control bits and their addresses.

Table 4.14.4.1 Control bits of BLD circuit

A ddroop		Register						Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	HLMOD	BLD0	EICW/IT1	EISWIT0	HLMOD	0	Heavy load	Normal	Heavy load protection mode register	
2E6H	HLIVIOD	BLDU	EISWITT	EISWIIU	BLD0	0	Low	Normal	Sub-BLD evaluation data	
ZLOIT	R/W	R	D.	W	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)	
	IT/VV	K	IV.	VV	EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)	
	BLS				BLS	0	On	Off	BLD On/Off	
	BLD1	BLC2	BLC1	BLC0	BLD1	0	Low	Normal		
2FFH	DLD I				BLC2	×*5			→ Evaluation voltage setting register	
	l w				-				[BLC2-0] 0 1 2 3 4 5 6 7	
1	·····		R/W		BLC1	×*5			S1C60N08/60A08 2.20 2.25 2.30 2.35 2.40 2.45 2.50 2.55 (V)	
	R				BLC0	×*5			S1C60L08 1.05 1.10 1.15 1.20 1.25 1.30 1.35 1.40 (V)	

^{*1} Initial value at initial reset

HLMOD: Heavy load protection mode (2E6H•D3)

Sets the IC in heavy load protection mode.

When "1" is written: Heavy load protection mode is set

When "0" is written: Heavy load protection mode is released

Read-out: Valid

When HLMOD is set to "1", the IC operating status enters the heavy load protection mode and at the same time the battery life detection of the BLD circuit is controlled (ON/OFF).

For details about the heavy load protection mode, see Section 4.15, "Heavy Load Protection Function and Sub-BLD Circuit".

When HLMOD is set to "1", sampling control is executed for the BLD circuit ON time. There are two types of sampling time, as follows:

- (1) The time of one instruction cycle immediately after HLMOD = "1"
- (2) Sampling at cycles of 2 Hz output by the clock timer while HLMOD = "1"

The BLD circuit must be made ON with at least $100 \, \mu sec$ for the BLD circuit to respond. Hence, when the CPU system clock is fosc3 in the S1C60A08, the detection result at the timing in (1) above may be invalid or incorrect. When performing BLD detection using the timing in (1), be sure that the CPU system clock is fosc1.

When BLD sampling is done with HLMOD set to "1", the results are written to the BLD latch in the timing as follows:

- (1) As soon as the time has elapsed for one instruction cycle immediately following HLMOD = "1"
- (2) Immediately on completion of sampling at cycles of 2 Hz output by the clock timer while HLMOD = "1"

Consequently, the BLD latch data is written immediately after HLMOD is set to "1", and at the same time the new detection result is written in 2 Hz cycles.

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

BLS/BLD1: BLD detection/BLD data (2FFH•D3)

Controls the BLD operation.

When "0" is written: BLD detection OFF When "1" is written: BLD detection ON $\frac{1}{2}$

When "0" is read out: Source voltage (VDD-VSS) is higher than BLD set value When "1" is read out: Source voltage (VDD-VSS) is lower than BLD set value

Note that the function of this bit when written is different to when read out.

When this bit is written to, ON/OFF of the BLD detection operation is controlled; when this bit is read out, the result of the BLD detection (contents of BLD latch) is obtained. Appreciable current is consumed during operation of BLD detection, so keep BLD detection OFF except when necessary.

When BLS is set to "1", BLD detection is executed. As soon as BLS is reset to "0" the detection result is loaded to the BLD latch. To obtain a stable BLD detection result, the BLD circuit must be set to ON with at least 100 µsec. Hence, to obtain the BLD detection result, follow the programming sequence below.

- 0. Set HLMOD to "1" (only when the CPU system clock is fosc3 in the S1C60A08)
- 1. Set BLS to "1"
- 2. Maintain at 100 µsec minimum
- 3. Set BLS to "0"
- 4. Read out BLD
- 5. Set HLMOD to "0" (only when the CPU system clock is fosc3 in the S1C60A08)

However, when a crystal oscillation clock (fosc1) is selected for the CPU system clock in the S1C60N08, S1C60L08, and S1C60A08, the instruction cycles are long enough, so that there is no need for concern about maintaining 100 μ sec for the BLS = "1" with the software.

4.14.5 Programming notes

(1) It takes 100 μ sec from the time the BLD circuit goes ON until a stable result is obtained. For this reason, keep the following software notes in mind:

When the CPU system clock is fosc1

- When detection is done at HLMOD
 After writing "1" on HLMOD, read the BLD after 1 instruction has passed.
- 2. When detection is done at BLS

After writing "1" on BLS, write "0" after at least 100 μ sec has lapsed (possible with the next instruction) and then read the BLD.

When the CPU system clock is fosc3 (in case of S1C60A08 only)

- When detection is done at HLMOD
 After writing "1" on HLMOD, read the BLD after 0.6 second has passed. (HLMOD holds "1" for at least 0.6 second)
- 2. When detection is done at BLS Before writing "1" on BLS, write "1" on HLMOD first; after at least 100 μ sec has lapsed after writing "1" on BLS, write "0" on BLS and then read the BLD.
- (2) BLS resides in the same bit at the same address as BLD1, and one or the other is selected by write or read operation. This means that arithmetic operations (AND, OR, ADD, SUB and so forth) cannot be used for BLS control.

4.15 Heavy Load Protection Function and Sub-BLD Circuit

This section explains the heavy load protection and sub-BLD circuit.

4.15.1 Heavy load protection function

Note that the heavy load protection function on the S1C60L08 is different from the S1C60N08/60A08.

(1) In case of S1C60L08

The S1C60L08 has the heavy load protection function for when the battery load becomes heavy and the source voltage drops, such as when an external buzzer sounds or an external lamp lights. The state where the heavy load protection function is in effect is called the heavy load protection mode. In this mode, operation with a lower voltage than normal is possible.

The normal mode changes to the heavy load protection mode in the following two cases:

- ① When the software changes the mode to the heavy load protection mode (HLMOD = "1")
- ② When source voltage drop (BLD0 = "1") in the sub-BLD circuit is detected, the mode will automatically shift to the heavy load protection mode until the source voltage is recovered (BLD0 = "0")

The sub-BLD circuit, a BLD circuit dedicated to 2.4~V/1.2~V detection, operates in synchronize with the BLD circuit. It is the S1C60L08's battery life detection circuit controlling the heavy load protection function so that operation is assured even when the source voltage drops.

Based on the workings of the sub-BLD circuit and the heavy load protection function, the S1C60L08 realizes operation at 0.9~V source voltage. See the electrical characteristics for the precisions of voltage detection by this sub-BLD circuit.

Figure 4.15.1.1 shows the configuration of the heavy load protection function and the sub-BLD circuit.




Fig. 4.15.1.1 Configuration of sub-BLD circuit

In the heavy load protection mode, the internally regulated voltage is generated by the liquid crystal driver source output V_{L2} so as to operate the internal circuit. Consequently, more current is consumed in the heavy load protection mode than in the normal mode. Unless it is necessary, be careful not to set the heavy load protection mode with the software.

(2) In case of S1C60N08/60A08

The S1C60N08/60A08 has the heavy load protection function for when the battery load becomes heavy and the source voltage changes, such as when an external buzzer sounds or an external lamp lights. The state where the heavy load protection function is in effect is called the heavy load protection mode. Compared with the normal operation mode, this mode can reduce the output voltage variation of the constant voltage/booster voltage circuit of the LCD system.

The normal mode changes to the heavy load protection mode in the following case:

• When the software changes the mode to the heavy load protection mode (HLMOD = "1")

The heavy load protection mode switches the constant voltage circuit of the LCD system to the high-stability mode from the low current consumption mode. Consequently, more current is consumed in the heavy load protection mode than in the normal mode. Unless it is necessary, be careful not to set the heavy load protection mode with the software.

4.15.2 Operation of sub-BLD circuit

Software control of the sub-BLD circuit is virtually the same as for the BLD circuit, except that the evaluation voltage cannot be set by programming.

Just as for the BLD circuit, HLMOD or BLS control the detection timing of the sub-BLD circuit and the timing for writing the detection data to the sub-BLD latch. However, for the S1C60L08, even if the sub-BLD circuit detects a drop in source voltage (1.2 V or below) and invokes the heavy load protection mode, this will be the same as when the software invokes the heavy load protection mode, in that the BLD circuit and sub-BLD circuit will be sampled in timing synchronized to the 2 Hz output from the prescaler. If the sub-BLD circuit detects a voltage drop and enters the heavy load protection mode, it will return to the normal mode once the source voltage recovers and the BLD circuit judges that the source voltage is 1.2 V or more.

For the S1C60N08/60A08, when the sub-BLD circuit detects a drop in source voltage (2.4 V or below) and the detection data is written to the sub-BLD latch, the BLD circuit and sub-BLD circuit will be sampled in timing synchronized to the 2 Hz output from the prescaler. Once the source voltage recovers and the BLD circuit judges that the source voltage is 2.4 V or more, the BLD circuit and sub-BLD circuit won't be sampled in timing synchronized to the 2 Hz output from the prescaler.

4.15.3 Control of heavy load protection function and sub-BLD circuit

Table 4.15.3.1 shows the control bits and their addresses for the heavy load protection function and sub-BLD circuit.

Table 4.15.3.1 Control bits of heavy load protection function and sub-BLD circuit

A -l -l		Reg	Register						0		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	HLMOD	BLD0	DO FIGWITA FIGWITO		EISWIT1 EISWIT0		HLMOD	0	Heavy load	Normal	Heavy load protection mode register
2E6H	TILIVIOD	BLDU	LISVIII	LISVIII	BLD0	0	Low	Normal	Sub-BLD evaluation data		
ZLOIT	R/W	R	D.	W	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)		
	IN/VV	Κ	IV.	VV	EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)		
	BLS				BLS	0	On	Off	BLD On/Off		
	BLD1	BLC2	BLC1	BLC0	BLD1	0	Low	Normal	BLD evaluation data		
2FFH	DLUI				BLC2	×*5			☐ Evaluation voltage setting register		
	W		5,11		BLC1	×*5			[BLC2-0] 0 1 2 3 4 5 6 7		
	R		R/W		BLC0	×*5			S1C60N08/60A08 2.20 2.25 2.30 2.35 2.40 2.45 2.50 2.55 (V) S1C60L08 1.05 1.10 1.15 1.20 1.25 1.30 1.35 1.40 (V)		

^{*1} Initial value at initial reset

HLMOD: Heavy load protection mode (2E6H•D3)

Sets the IC in heavy load protection mode.

When "1" is written: Heavy load protection mode is set When "0" is written: Heavy load protection mode is released

Read-out: Valid

When HLMOD is set to "1", the IC operating status enters the heavy load protection mode and at the same time the battery life detection of the BLD circuit is controlled (ON/OFF).

When HLMOD is set to "1", sampling control is executed for the BLD circuit ON time. There are two types of sampling time, as follows:

- (1) The time of one instruction cycle immediately after HLMOD = "1"
- (2) Sampling at cycles of 2 Hz output by the clock timer while HLMOD = "1"

The BLD circuit must be made ON with at least $100~\mu sec$ for the BLD circuit to respond. Hence, when the CPU system clock is fosc3 in the S1C60A08, the detection result at the timing in (1) above may be invalid or incorrect. When performing BLD detection using the timing in (1), be sure that the CPU system clock is fosc1.

When BLD sampling is done with HLMOD set to "1", the results are written to the BLD latch in the timing as follows:

- (1) As soon as the time has elapsed for one instruction cycle immediately following HLMOD = "1"
- (2) Immediately on completion of sampling at cycles of 2 Hz output by the clock timer while HLMOD = "1"

Consequently, the BLD latch data is written immediately after HLMOD is set to "1", and at the same time the new detection result is written in 2 Hz cycles.

BLD0: Sub-BLD data (2E6H-D2)

The voltage detection data in the heavy load protection mode is read out.

When "0" is read out: High source voltage upward from about

2.4 V (S1C60N08/60A08)/1.2 V (S1C60L08)

When "1" is read out: Low source voltage from about

2.4 V (S1C60N08/60A08)/1.2 V (S1C60L08) or under

Writing: Invalid

When BLD0 is "1" the CPU enters the heavy load protection mode. In the heavy load protection mode, the detection operation of the BLD circuit and sub-BLD circuit is sampled in 2 Hz cycles, and the respective detection results are written to the BLD latch and sub-BLD latch.

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

BLS/BLD1: BLD detection/BLD data (2FFH•D3)

Controls the BLD operation.

When "0" is written: BLD detection OFF When "1" is written: BLD detection ON

When "0" is read out : Source voltage (VDD-Vss) is higher than BLD set value When "1" is read out : Source voltage (VDD-Vss) is lower than BLD set value

Note that the function of this bit when written is different to when read out.

When this bit is written to, ON/OFF of the BLD detection operation is controlled; when this bit is read out, the result of the BLD detection (contents of BLD latch) is obtained. Appreciable current is consumed during operation of BLD detection, so keep BLD detection OFF except when necessary.

When BLS is set to "1", BLD detection is executed. As soon as BLS is reset to "0" the detection result is loaded to the BLD latch. To obtain a stable BLD detection result, the BLD circuit must be set to ON with at least 100 µsec. Hence, to obtain the BLD detection result, follow the programming sequence below.

- 0. Set HLMOD to "1" (only when the CPU system clock is fosc3 in the S1C60A08)
- 1. Set BLS to "1"
- 2. Maintain at 100 µsec minimum
- 3. Set BLS to "0"
- 4. Read out BLD
- 5. Set HLMOD to "0" (only when the CPU system clock is fosc3 in the S1C60A08)

However, when a crystal oscillation clock (fosc1) is selected for the CPU system clock in the S1C60N08, S1C60L08, and S1C60A08, the instruction cycles are long enough, so that there is no need for concern about maintaining 100 μ sec for the BLS = "1" with the software.

4.15.4 Programming notes

(1) It takes 100 µsec from the time the BLD circuit goes ON until a stable result is obtained. For this reason, keep the following software notes in mind:

When the CPU system clock is fosci

- 1. When detection is done at HLMOD After writing "1" on HLMOD, read the BLD after 1 instruction has passed.
- 2. When detection is done at BLS After writing "1" on BLS, write "0" after at least 100 μ sec has lapsed (possible with the next instruction) and then read the BLD.

When the CPU system clock is fosc3 (in case of S1C60A08 only)

- 1. When detection is done at HLMOD After writing "1" on HLMOD, read the BLD after 0.6 second has passed. (HLMOD holds "1" for at least 0.6 second)
- 2. When detection is done at BLS Before writing "1" on BLS, write "1" on HLMOD first; after at least 100 μ sec has lapsed after writing "1" on BLS, write "0" on BLS and then read the BLD.
- (2) BLS resides in the same bit at the same address as BLD1, and one or the other is selected by write or read operation. This means that arithmetic operations (AND, OR, ADD, SUB and so forth) cannot be used for BLS control.
- (3) Select one of the following software processing to return to the normal mode after a heavy load has been driven in the heavy load protection mode in the S1C60L08.
 - ① After heavy load drive is completed, return to the normal mode after at least one second has elapsed.
 - $^{\circ}$ After heavy load drive is completed, switch BLS ON and OFF (at least 100 µsec is necessary for the ON status) and then return to the normal mode.

The S1C60N08/60A08 returns to the normal mode after driving a heavy load without special software processing.

(4) If the BLS is set to ON while the heavy load protection mode is in effect, keep the ON time within 10 msec.

4.16 Interrupt and HALT

The S1C60N08 Series provides the following interrupt settings, each of which is maskable.

External interrupt: Input interrupt (three) Internal interrupt: Timer interrupt (three)

> Stopwatch interrupt (two) Serial interface interrupt (one)

To authorize interrupt, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable).

When an interrupt occurs the interrupt flag is automatically reset to "0" (DI), and interrupts after that are inhibited.

When a HALT instruction is input the CPU operating clock stops, and the CPU enters the HALT status. The CPU is reactivated from the HALT status when an interrupt request occurs.

If reactivation is not caused by an interrupt request, initial reset by the watchdog timer causes reactivates the CPU (when the watchdog timer is enabled).

Figure 4.16.1 shows the configuration of the interrupt circuit.

Interrupt vector map

Table 4.16.1 Interrupt vector map

		1 1					
Page	Step	Interrupt vector					
1	00H	Initial reset					
	01H	Serial interface interrupt					
	02H	Input port interrupt					
	03H	Serial interface + Input port interrupt					
	04H	Clock timer interrupt					
	05H	Serial interface + Clock timer interrupt					
	06H	nput port + Clock timer interrupt					
	07H	Serial interface + Input port + Clock timer interrupt					
	08H	Stopwatch timer interrupt					
	09H	Serial interface + Stopwatch timer interrupt					
	0AH	Input port + Stopwatch timer interrupt					
	0BH	Serial interface + Input port + Stopwatch timer interrupt					
	0CH	Clock timer + Stopwatch timer interrupt					
	0DH	Serial interface + Clock timer + Stopwatch timer interrupt					
	0EH	Input port + Clock timer + Stopwatch timer interrupt					
	0FH	All interrupts					

The interrupt service routine start address should be written to each interrupt vector address.




Fig. 4.16.1 Configuration of interrupt circuit

4.16.1 Interrupt factors

Table 4.16.1.1 shows the factors for generating interrupt requests.

The interrupt flags are set to "1" depending on the corresponding interrupt factors.

The CPU operation is interrupted when any of the conditions below set an interrupt factor flag to "1".

- The corresponding mask register is "1" (enabled)
- The interrupt flag is "1" (EI)

The interrupt factor flag is a read-only register, but can be reset to "0" when the register data is read out. At initial reset, the interrupt factor flags are reset to "0".

Note: Read the interrupt factor flags only in the DI status (interrupt flag = "0"). A malfunction could result from read-out during the EI status (interrupt flag = "1").

Interrupt factor	Interrupt factor flag
Clock timer 2 Hz falling edge	TI2 (2E9H•D2)
Clock timer 8 Hz falling edge	TI8 (2E9H•D1)
Clock timer 32 Hz falling edge	TI32 (2E9H•D0)
Stopwatch timer 1 Hz falling edge	SWIT1 (2EAH•D1)
Stopwatch timer 10 Hz falling edge	SWIT0 (2EAH•D0)
Serial interface	ISIO (2F3H•D0)
When 8-bit data input/output has completed	
Input (K00–K03) port rising/falling edge	IK0 (2EAH•D2)
Input (K10) port rising/falling edge	IK1 (2EAH•D3)
Input (K20–K23) port rising edge	IK2 (2F3H•D1)

Table 4.16.1.1 Interrupt factors

4.16.2 Specific masks and factor flags for interrupt

The interrupt factor flags can be masked by the corresponding interrupt mask registers.

The interrupt mask registers are read/write registers. They are enabled (interrupt authorized) when "1" is written to them, and masked (interrupt inhibited) when "0" is written to them.

At initial reset, the interrupt mask register is set to "0".

Table 4.16.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.

Interrupt m	ask register	Interrup	ot factor flag
ETI2	(2E8H•D2)	TI2	(2E9H•D2)
ETI8	(2E8H•D1)	TI8	(2E9H•D1)
ETI32	(2E8H•D0)	TI32	(2E9H•D0)
EISWIT1	(2E6H•D1)	SWIT1	(2EAH•D1)
EISWIT0	(2E6H•D0)	SWIT0	(2EAH•D0)
EISIO	(2F2H•D0)	ISIO	(2F3H•D0)
EIK03*	(2E5H•D3)	IK0	(2EAH•D2)
EIK02*	(2E5H•D2)		
EIK01*	(2E5H•D1)		
EIK00*	(2E5H•D0)		
EIK10*	(2E7H•D2)	IK1	(2EAH•D3)
EIK23*	(2F5H•D3)	IK2	(2F3H•D1)
EIK22*	(2F5H•D2)		
EIK21*	(2F5H•D1)		
EIK20*	(2F5H•D0)		

Table 4.16.2.1 Interrupt mask registers and interrupt factor flags

^{*} There is an interrupt mask register for each pin of the input ports.

4.16.3 Interrupt vectors

When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is terminated, the interrupt processing is executed in the following order.

- ① The address data (value of program counter) of the program to be executed next is saved in the stack area (RAM).
- ② The interrupt request causes the value of the interrupt vector (page 1, 01H–0FH) to be set in the program counter.
- The program at the specified address is executed (execution of interrupt processing routine by software).

Table 4.16.3.1 shows the correspondence of interrupt requests and interrupt vectors.

Note: The processing in ① and ② above take 12 cycles of the CPU system clock.

Table 4.16.3.1 Interrupt request and interrupt vectors

PC	Value	Interrupt request	
PCS3	1	Stopwatch timer interrupt	Enabled
	0		Masked
PCS2	1	Clock timer interrupt	Enabled
	0		Masked
PCS1	1	Input port interrupt	Enabled
	0		Masked
PCS0	1	Serial interface interrupt	Enabled
	0		Masked

The four low-order bits of the program counter are indirectly addressed through the interrupt request.

4.16.4 Control of interrupt and HALT

Table 4.16.4.1 shows the interrupt control bits and their addresses.

Table 4.16.4.1 Interrupt control bits

		Red	ister		100	0					
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	KODOO	I/OD00	I/OD04	I/ODOO	KCP03	0	Į.		7		
2E4H	KCP03	KCP02	KCP01	KCP00	KCP02	0	J	l f	Imput commonican accietas (VOC VO2)		
2540		Б	0.07		KCP01	0	↓	<u>_</u>	Input comparison register (K00–K03)		
	R/W			KCP00	0	Į.	ſ				
	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	7		
2E5H	LINUS	LINUZ	LINUT	LINUU	EIK02	0	Enable	Mask	Interrupt mask register (K00–K03)		
22011		R	W		EIK01	0	Enable	Mask	interrupt mask register (K00–K03)		
					EIK00	0	Enable	Mask			
	HLMOD	BLD0	EISWIT1	EISWITO	HLMOD	0	Heavy load		Heavy load protection mode register		
2E6H					BLD0	0	Low	Normal	Sub-BLD evaluation data		
	R/W	R	R/	W	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)		
				1	EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)		
	SCTRG	EIK10	KCP10	K10	SCTRG*3	-	Trigger	-	Serial I/F clock trigger		
2E7H					EIK10	0	Enable	Mask	Interrupt mask register (K10)		
	w	R.	W	R	KCP10	0 _ *2	T_		Input comparison register (K10)		
					K10 CSDC		High	Low Dynamic	Input port data (K10) LCD drive switch		
	CSDC	ETI2	ETI8	ETI32	ETI2	0	Static Enable	Mask	Interrupt mask register (clock timer 2 Hz)		
2E8H					ETI8	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz) Interrupt mask register (clock timer 8 Hz)		
		R	W		ETI32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)		
					0 *3	_ *2	_	-	Unused		
	0	TI2	TI8	TI32	TI2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)		
2E9H					TI8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)		
		ı	3		TI32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)		
	1174	11/0	OM/IT4	OMUTO	IK1 *4	0	Yes	No	Interrupt factor flag (K10)		
2EAH	IK1	IK0	SWIT1	SWIT0	IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)		
ZEAR			3		SWIT1 *4	0	Yes	No	Interrupt factor flag (stopwatch 1 Hz)		
			τ		SWIT0 *4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)		
	SCS1	SCS0	SE2	EISIO	SCS1	1			Serial I/F clock [SCS1, 0] 0 1 2 3		
2F2H	3001	0000	OLZ	LIGIO	SCS0	1	_	_	mode selection Clock CLK CLK/2 CLK/4 Slave		
21 211		R	W		SE2	0	<u> </u>	↓	Serial I/F clock edge selection		
		10	**		EISIO	0	Enable	Mask	Interrupt mask register (serial I/F)		
	0	0	IK2	ISIO	0 *3	_ *2	-	-	Unused		
2F3H				.6.6	0 *3	- *2	-	-	Unused		
		ı	3		IK2 *4	0	Yes	No	Interrupt factor flag (K20–K23)		
					ISIO *4	0	Yes	No	Interrupt factor flag (serial I/F)		
	EIK23	EIK22	EIK21	EIK20	EIK23	0	Enable	Mask			
2F5H				<u> </u>	EIK22	0	Enable	Mask	Interrupt mask register (K20–K23)		
		R	W		EIK21	0	Enable	Mask			
			EIK20	0	Enable	Mask					

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT)

ETI32, ETI8, ETI2: Interrupt mask registers (2E8H•D0-D2)

TI32, TI8, TI2: Interrupt factor flags (2E9H•D0-D2)

See Section 4.9, "Clock Timer".

EISWIT0, EISWIT1: Interrupt mask registers (2E6H•D0-D1)

SWIT0, SWIT1: Interrupt factor flags (2EAH•D0-D1)

See Section 4.10, "Stopwatch Timer".

EISIO: Interrupt mask register (2F2H•D0)

ISIO: Interrupt factor flag (2F3H•D0)

See Section 4.7, "Serial Interface".

KCP00-KCP03: Input comparison registers (2E4H)

EIK00-EIK03: Interrupt mask registers (2E5H)

IK0: Interrupt factor flag (2EAH•D2)

See Section 4.4, "Input Ports".

KCP10: Input comparison register (2E7H•D1)

EIK10: Interrupt mask register (2E7H•D2)

IK1: Interrupt factor flag (2EAH•D3)

See Section 4.4, "Input Ports".

EIK20-EIK23: Interrupt mask registers (2F5H)

IK2: Interrupt factor flag (2F3H•D1)

See Section 4.4, "Input Ports".

4.16.5 Programming notes

- (1) When the interrupt mask register (EIK) is set to "0", the interrupt factor flag (IK) of the input port cannot be set even though the terminal status of the input port has changed.
- (2) The interrupt factor flags of the clock timer, stopwatch timer and serial interface (TI, SWIT, ISIO) are set when the timing condition is established, even if the interrupt mask registers (ETI, EISWIT, EISIO) are set to "0".
- (3) Read out the interrupt factor flags only in the DI status (interrupt flag = "0"). If read-out is performed in the EI status (interrupt flag = "1") a malfunction will result.
- (4) Writing to the interrupt mask register only in the DI status (interrupt flag = "0"). Writing to the interrupt mask register while in the EI status (interrupt flag = "1") may cause mulfunction.

CHAPTER 5 SUMMARY OF NOTES

5.1 Notes for Low Current Consumption

The S1C60N08 Series contains control registers for each of the circuits so that current consumption can be lowered. These control registers lower the current consumption through programs that operate the circuits at the minimum levels.

The following text explains the circuits that can control operation and their control registers. Refer to these when putting programs together.

Table 5.1.1 Circuits and control register

Circuit (and item)	Control register	Order of consumed current
CPU	HALT instruction	See Electrical Characteristics (Chapter 7)
CPU operating frequency (S1C60A08)	CLKCHG, OSCC	See Electrical Characteristics (Chapter 7)
Heavy load protection mode	HLMOD	See Electrical Characteristics (Chapter 7)
BLD circuit	HLMOD, BLS	Several tens µA
Analog comparator	AMPON	Several tens µA

Below are the circuit statuses at initial reset.

CPU: Operating status

CPU operating frequency: Low speed side (CLKCHG = "0"),

OSC3 oscillation circuit stop status (OSCC = "0")

Heavy load protection mode: Normal operating mode (HLMOD = "0") BLD circuit: OFF status (HLMOD = "0", BLS = "0")

Analog comparator: OFF status (AMPON = "0")

Also, be careful about panel selection because the current consumption can differ by the order of several μA on account of the LCD panel characteristics.

5.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

Memory

Memory is not mounted in unused area within the memory map and in memory area not indicated in this manual. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

Watchdog timer

When the watchdog timer is being used, the software must reset it within 3-second cycles, and timer data (WD0-WD2) cannot be used for timer applications.


Oscillation circuit and prescaler

- (1) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON.

 Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (2) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (3) To operate the clock timer and stopwatch timer accurately, select the prescaler of the OSC1 to match the crystal oscillator used.

Input port

- (1) When input ports are changed from high to low by pull-down resistance, the fall of the waveform is delayed on account of the time constant of the pull-down resistance and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Aim for a wait time of about 1 msec.
- (2) When "Use" is selected with the noise rejector mask option, a maximum delay of 1 msec occurs from time the interrupt conditions are established until the interrupt factor flag (IK) is set to "1" (until the interrupt is actually generated). Hence, pay attention to the timing when reading out (resetting) the interrupt factor flag. For example, when performing a key scan with the key matrix, the key scan changes the input status to set the interrupt factor flag, so it has to be read out to reset it. However, if the interrupt factor flag is read out immediately after key scanning, the delay will cause the flag to be set after read-out, so that it will not be reset.
- (3) Input interrupt programing related precautions



When the content of the mask register is rewritten while the port K input is in the active status, the input interrupt factor flags are set at \oplus and 2, \oplus being the interrupt due to the falling edge and 2 the interrupt due to the rising edge.

Fig. 5.2.1 Input interrupt timing

When using an input interrupt, if you rewrite the content of the mask register, when the value of the input terminal which becomes the interrupt input is in the active status, the factor flag for input interrupt may be set.

Therefore, when using the input interrupt, the active status of the input terminal implies input terminal = low status, when the falling edge interrupt is effected and input terminal = high status, when the rising edge interrupt is effected.

When an interrupt is triggered at the falling edge of an input terminal, a factor flag is set with the timing of \odot shown in Figure 5.2.1. However, when clearing the content of the mask register with the input terminal kept in the low status and then setting it, the factor flag of the input interrupt is again set at the timing that has been set.

Consequently, when the input terminal is in the active status (low status), do not rewrite the mask register (clearing, then setting the mask register), so that a factor flag will only set at the falling edge in this case. When clearing, then setting the mask register, set the mask register, when the input terminal is not in the active status (high status).

When an interrupt is triggered at the rising edge of the input terminal, a factor flag will be set at the timing of ② shown in Figure 5.2.1. In this case, when the mask registers cleared, then set, you should set the mask register, when the input terminal is in the low status.

In addition, when the mask register = "1" and the content of the input comparison register is rewritten in the input terminal active status, an input interrupt factor flag may be set. Thus, you should rewrite the content of the input comparison register in the mask register = "0" status.

Output port

When BZ, \overline{BZ} and FOUT are selected with the mask option, a hazard may be observed in the output waveform when the data of the output register changes.

I/O port

- (1) When input data are changed from high to low by built-in pull-down resistance, the fall of the waveform is delayed on account of the time constant of the pull-down resistance and input gate capacitance. Consequently, if data is read out while the CPU is running in the OSC3 oscillation circuit, data must be read out continuously for about 500 µsec.
- (2) When the I/O port is set to the output mode and the data register has been read, the terminal data instead of the register data can be read out. Because of this, if a low-impedance load is connected and read-out performed, the value of the register and the read-out result may differ.

Serial interface

- (1) If the bit data of SE2 changes while SCLK is in the master mode, a hazard will be output to the SCLK pin. If this poses a problem for the system, be sure to set the SCLK to the external clock if the bit data of SE2 is to be changed.
- (2) Be sure that read-out of the interrupt factor flag (ISIO) is done only when the serial port is in the STOP status (SIOF = "0") and the DI status (interrupt flag = "0"). If read-out is performed while the serial data is in the RUN status (during input or output), the data input or output will be suspended and the initial status resumed. Read-out during the EI status (interrupt flag = "1") causes malfunctioning.
- (3) When using the serial interface in the master mode, the synchronous clock uses the CPU system clock. Accordingly, do not change the system clock (fosc1 ↔ fosc3) while the serial interface is operating.
- (4) Perform data writing/reading to data registers SD0–SD7 only while the serial interface is halted (i.e., the synchronous clock is neither being input or output).
- (5) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) Supply trigger only once every time the serial interface is placed in the RUN state. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

LCD driver

- (1) When Page 0 is selected for the display memory, the memory data and the display will not match until the area is initialized (through, for instance, memory clear processing by the CPU). Initialize the display memory by executing initial processing.
- (2) When Page 2 is selected for the display memory, that area becomes write-only. Consequently, data cannot be rewritten by arithmetic operations (such as AND, OR, ADD, SUB).

Clock timer

- (1) The prescaler mode must be set correctly to suit the crystal oscillator to be used.
- (2) When the clock timer has been reset, the interrupt factor flag (TI) may sometimes be set to "1". Consequently, perform flag read-out (reset the flag) as necessary at reset.
- (3) The input clock of the watchdog timer is the 2 Hz signal of the clock timer, so that the watchdog timer may be counted up at timer reset.

Stopwatch timer

- (1) The prescaler mode must be set correctly so that the stopwatch timer suits the crystal oscillator to be used.
- (2) If timer data is read out in the RUN status, the timer must be made into the STOP status, and after data is read out the RUN status can be restored. If data is read out when a carry occurs, the data cannot be read correctly.
 - Also, the processing above must be performed within the STOP interval of 976 μ sec (256 Hz 1/4 cycle).

Sound generator

A hazard may be observed in the output waveform of the BZ and \overline{BZ} signals when data of the output registers (R10, R13) and the buzzer frequency selection registers (BZFQ0-BZFQ2) changes.

Event counter

- (1) After the event counter has written data to the EVRUN register, it operates or stops in synchronization with the falling edge of the noise rejector clock or stops. Hence, attention must be paid to the above timing when input signals (input to K02 and K03) are being received.
- (2) To prevent erroneous reading of the event counter data, read out the counter data several times, compare it, and use the matching data as the result.

Analog comparator

- (1) To reduce current consumption, set the analog comparator to OFF when it is not necessary.
- (2) After setting AMPON to "1", wait at least 3 msec for the operation of the analog comparator to stabilize before reading the output data of the analog comparator from AMPDT.

Battery life detection (BLD) circuit

(1) It takes 100 µsec from the time the BLD circuit goes ON until a stable result is obtained. For this reason, keep the following software notes in mind:

When the CPU system clock is fosci

- 1. When detection is done at HLMOD After writing "1" on HLMOD, read the BLD after 1 instruction has passed.
- 2. When detection is done at BLS After writing "1" on BLS, write "0" after at least 100 μ sec has lapsed (possible with the next instruction) and then read the BLD.

When the CPU system clock is fosc3 (in case of S1C60A08 only)

- 1. When detection is done at HLMOD After writing "1" on HLMOD, read the BLD after 0.6 second has passed. (HLMOD holds "1" for at least 0.6 second)
- 2. When detection is done at BLS Before writing "1" on BLS, write "1" on HLMOD first; after at least 100 μ sec has lapsed after writing "1" on BLS, write "0" on BLS and then read the BLD.
- (2) BLS resides in the same bit at the same address as BLD1, and one or the other is selected by write or read operation. This means that arithmetic operations (AND, OR, ADD, SUB and so forth) cannot be used for BLS control.

Heavy load protection function and sub-BLD circuit

(1) It takes 100 µsec from the time the BLD circuit goes ON until a stable result is obtained. For this reason, keep the following software notes in mind:

When the CPU system clock is fosc1

- When detection is done at HLMOD
 After writing "1" on HLMOD, read the BLD after 1 instruction has passed.
- 2. When detection is done at BLS After writing "1" on BLS, write "0" after at least 100 μ sec has lapsed (possible with the next instruction) and then read the BLD.

When the CPU system clock is fosc3 (in case of S1C60A08 only)

- When detection is done at HLMOD
 After writing "1" on HLMOD, read the BLD after 0.6 second has passed. (HLMOD holds "1" for at least 0.6 second)
- 2. When detection is done at BLS Before writing "1" on BLS, write "1" on HLMOD first; after at least 100 μ sec has lapsed after writing "1" on BLS, write "0" on BLS and then read the BLD.
- (2) BLS resides in the same bit at the same address as BLD1, and one or the other is selected by write or read operation. This means that arithmetic operations (AND, OR, ADD, SUB and so forth) cannot be used for BLS control.
- (3) Select one of the following software processing to return to the normal mode after a heavy load has been driven in the heavy load protection mode in the S1C60L08.
 - ① After heavy load drive is completed, return to the normal mode after at least one second has elapsed.
 - $\$ After heavy load drive is completed, switch BLS ON and OFF (at least 100 µsec is necessary for the ON status) and then return to the normal mode.

The S1C60N08/60A08 returns to the normal mode after driving a heavy load without special software processing.

(4) If the BLS is set to ON while the heavy load protection mode is in effect, keep the ON time within 10 msec.


Interrupt and HALT

- (1) When the interrupt mask register (EIK) is set to "0", the interrupt factor flag (IK) of the input port cannot be set even though the terminal status of the input port has changed.
- (2) The interrupt factor flags of the clock timer, stopwatch timer and serial interface (TI, SWIT, ISIO) are set when the timing condition is established, even if the interrupt mask registers (ETI, EISWIT, EISIO) are set to "0".
- (3) Read out the interrupt factor flags only in the DI status (interrupt flag = "0"). If read-out is performed in the EI status (interrupt flag = "1") a malfunction will result.
- (4) Writing to the interrupt mask register only in the DI status (interrupt flag = "0"). Writing to the interrupt mask register while in the EI status (interrupt flag = "1") may cause mulfunction.

5.3 Precautions on Mounting

<Oscillation Circuit>

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.).
 In particular, when using a crystal oscillator, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
 - (1) Components which are connected to the OSC1, OSC2, OSC3 and OSC4 terminals, such as oscillators, resistors and capacitors, should be connected in the shortest line.
 - (2) As shown in the right hand figure, make a VDD pattern as large as possible at circumscription of the OSC1/OSC3 and OSC2/OSC4 terminals and the components connected to these terminals. Furthermore, do not use this VDD pattern for any purpose other than the oscillation system.
- In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1/OSC3 and Vss, please keep enough distance between OSC1/OSC3 and Vss or other signals on the board pattern.




<Reset Circuit>

- The power-on reset signal which is input to the RESET terminal changes depending on conditions (power rise time, components used, board pattern, etc.).
 - Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.
 - When the built-in pull-down resistor is added to the RESET terminal by mask option, take into consideration dispersion of the resistance for setting the constant.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the RESET terminal in the shortest line.

<Power Supply Circuit>


- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
 - (1) The power supply should be connected to the VDD and VSS terminal with patterns as short and large as possible.
 - (2) When connecting between the VDD and Vss terminals with a bypass capacitor, the terminals should be connected as short as possible.



(3) Components which are connected to the VS1, VL1, VL2, VL3 terminals, such as a capacitor, should be connected in the shortest line.

<Arrangement of Signal Lines>

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction.
 Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit.




<Pre><Pre>cautions for Visible Radiation (when bare chip is mounted)>

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause
 this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.
 - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) As well as the face of the IC, shield the back and side too.


CHAPTER 6 BASIC EXTERNAL WIRING DIAGRAM

S1C60N08 and S1C60L08



Note: The above table is simply an example, and is not guaranteed to work.

S1C60A08



Note: The above table is simply an example, and is not guaranteed to work.

CHAPTER 7 ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Rating

S1C60N08 and S1C60A08

 $(V_{DD}=0V)$

Item	Symbol	Rated value	Unit
Supply voltage	Vss	-5.0 to 0.5	V
Input voltage (1)	VI	Vss-0.3 to 0.5	V
Input voltage (2)	Viosc	Vs1-0.3 to 0.5	V
Permissible total output current *	ΣIvss	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	_
Permissible dissipation *2	PD	250	mW

^{*1} The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

S1C60L08

 $(V_{DD}=0V)$

Item	Symbol	Rated value	Unit
Supply voltage	apply voltage Vss -2.0 to 0.5		V
Input voltage (1)	nput voltage (1) VI Vss-0.3 to 0.5		V
Input voltage (2)	Viosc	Vs1-0.3 to 0.5	V
Permissible total output current *1	ΣIvss	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	_
Permissible dissipation *2	PD	250	mW

^{*1} The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

7.2 Recommended Operating Conditions

S1C60N08

(Ta=-20 to 70°C)

				(-	0.0	, , ,
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	Vss	V _{DD} =0V	-3.5	-3.0	-1.8	V
Oscillation frequency	fosc1	Either one is selected	_	32.768	_	kHz
			-	38.400	_	kHz

S1C60L08

(Ta=-20 to 70°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	Vss	V _{DD} =0V	-1.7	-1.5	-1.1	V
		VDD=0V, with software control *1	-1.7	-1.5	-0.9 *2	V
		VDD=0V, when analog comparator is used	-1.7	-1.5	-1.2	V
Oscillation frequency	fosc1	Either one is selected	_	32.768	_	kHz
			ı	38.400	-	kHz

^{*1} When switching to heavy load protection mode. (See Section 4.15 for details.)

S1C60A08

(Ta=-20 to 70°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	Vss	V _{DD} =0V	-3.5	-3.0	-2.2	V
Oscillation frequency (1)	fosc1	Either one is selected	_	32.768	_	kHz
			_	38.400	_	kHz
Oscillation frequency (2)	fosc3	duty 50±5%	50	500	600	kHz

^{*2} In case of plastic package.

^{*2} In case of plastic package.

^{*2} The possibility of LCD panel display differs depending on the characteristics of the LCD panel.

7.3 DC Characteristics

S1C60N08 and S1C60A08

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc1=32.768kHz, Ta=25°C, Vs1/VL1-VL3 are internal voltage, C1-C5=0.1µF

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10, K20-23, P00-03	0.2·Vss		0	V
			P10–13, SIN				
High level input voltage (2)	VIH2		SCLK, RESET, TEST	0.1·Vss		0	V
Low level input voltage (1)	VIL1		K00-03, K10, K20-23, P00-03	Vss		0.8·Vss	V
			P10–13, SIN				
Low level input voltage (2)	VIL2		SCLK, RESET, TEST	Vss		0.9·Vss	V
High level input current (1)	IIH1	VIH1=0V	K00-03, K10, K20-23, P00-03	0		0.5	μΑ
		No pull-down	P10-13, SIN, SCLK, AMPP				
			AMPM				
High level input current (2)	IIH2	VIH2=0V	K00-03, K10, K20-23, SIN	4		16	μΑ
		With pull-down	SCLK				
High level input current (3)	IIH3	VIH3=0V	P00-03, P10-13, RESET, TEST	25		100	μΑ
		With pull-down					
Low level input current	IIL	VIL=VSS	K00-03, K10, K20-23, P00-03	-0.5		0	μΑ
			P10-13, SIN, SCLK, AMPP				
			AMPM, RESET, TEST				
High level output current (1)	Іоні	Voh1=0.1·Vss	R10, R11, R13			-1.8	mA
High level output current (2)	Іон2	Voh2=0.1·Vss	R00-03, R12, P00-03, P10-13			-0.9	mA
			SOUT, SCLK				
Low level output current (1)	IOL1	Vol1=0.9·Vss	R10, R11, R13	6.0			mA
Low level output current (2)	IOL2	Vol2=0.9·Vss	R00-03, R12, P00-03, P10-13	3.0			mA
_			SOUT, SCLK				
Common output current	Іон3	VOH3=-0.05V	COM0-3			-3	μΑ
_	IOL3	Vol3=Vl3+0.05V		3			μA
Segment output current	Іон4	VOH4=-0.05V	SEG0-47			-3	μΑ
(during LCD output)	IOL4	Vol4=Vl3+0.05V	1	3			μA
Segment output current	Іон5	Voh5=0.1·Vss	SEG0-47			-200	μA
(during DC output)	IOL5	Vol5=0.9·Vss	1	200			μA

S1C60L08

Unless otherwise specified:

 $\underline{\text{VDD=0V, Vss=-1.5V, fosc1=32.768kHz, Ta=25^{\circ}C, Vs1/VL1-VL3 are internal voltage, C1-C5=0.1}\mu\text{F}$

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	V _{IH1}		K00-03, K10, K20-23, P00-03	0.2·Vss		0	V
			P10–13, SIN				
High level input voltage (2)	VIH2		SCLK, RESET, TEST	0.1·Vss		0	V
Low level input voltage (1)	VIL1		K00-03, K10, K20-23, P00-03	Vss		0.8·Vss	V
			P10–13, SIN				
Low level input voltage (2)	VIL2		SCLK, RESET, TEST	Vss		0.9·Vss	V
High level input current (1)	IIH1	VIH1=0V	K00-03, K10, K20-23, P00-03	0		0.5	μA
		No pull-down	P10-13, SIN, SCLK, AMPP				
			AMPM				
High level input current (2)	IIH2	VIH2=0V	K00-03, K10, K20-23, SIN	2		10	μΑ
		With pull-down	SCLK				
High level input current (3)	IIH3	VIH3=0V	P00-03, P10-13, RESET, TEST	12		60	μΑ
		With pull-down					
Low level input current	IIL	VIL=VSS	K00-03, K10, K20-23, P00-03	-0.5		0	μΑ
			P10-13, SIN, SCLK, AMPP				
			AMPM, RESET, TEST				
High level output current (1)	Іоні	Voh1=0.1·Vss	R10, R11, R13			-300	μΑ
High level output current (2)	Іон2	Voh2=0.1·Vss	R00-03, R12, P00-03, P10-13			-150	μΑ
			SOUT, SCLK				
Low level output current (1)	IOL1	Vol1=0.9·Vss	R10, R11, R13	1400			μA
Low level output current (2)	IOL2	Vol2=0.9·Vss	R00-03, R12, P00-03, P10-13	700			μA
			SOUT, SCLK				
Common output current	Іон3	Voh3=-0.05V	COM0-3			-3	μA
	IOL3	Vol3=Vl3+0.05V		3			μΑ
Segment output current	Іон4	Voh4=-0.05V	SEG0-47			-3	μA
(during LCD output)	IOL4	Vol4=Vl3+0.05V		3			μA
Segment output current	Іон5	Voh5=0.1·Vss	SEG0-47			-100	μA
(during DC output)	IOL5	Vol5=0.9·Vss		100			μA

7.4 Analog Circuit Characteristics and Current Consumption

S1C60N08 (Normal operating mode)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc1=32.768kHz, Ta=25°C, Cg=25pF, Vs1/VL1-VL3 are internal voltage, C1-C5=0.1μF

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD and	VL1	1/2·VL2		1/2·VL2	V
		(without panel load)		- 0.1		×0.9	ĺ
	VL2	Connect 1 MΩ load resistor between VDD and	VL2	-2.30	-2.10	-1.90	V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VDD and	VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.9	
BLD voltage *1	V _{B0}	BLC="0"		-2.35	-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V _{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"		-2.60	-2.45	-2.30	V
	VB6	BLC="6"		-2.65	-2.50	-2.35	V
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tBS					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vof					10	mV
offset voltage							
Analog comparator	tamp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV					
Current consumption	IOP	During HALT With	hout		1.0	2.0	μΑ
		During operation *2 pane	el load		2.2	4.0	μΑ

^{*1} The relationships among $V_{B0}-V_{B7}$ are $V_{B0}>V_{B1}>V_{B2}>...V_{B5}>V_{B6}>V_{B7}$.

S1C60N08 (Heavy load protection mode)

Unless otherwise specified:

 $V_{DD}=0V,\ V_{SS}=-3.0V,\ fosc_{1}=32.768kHz,\ T_{0}=25^{\circ}C,\ C_{G}=25pF,\ V_{S1}/V_{L1}-V_{L3}\ are\ internal\ voltage,\ C_{1}-C_{5}=0.1\mu F$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD	and VL1	1/2·VL2		1/2·VL2	V
		(without panel load)		- 0.1		×0.9	
	VL2	Connect 1 MΩ load resistor between VDD	and VL2	-2.30	-2.10	-1.90	V
		(without panel load)					
	VL3	Connect 1 MΩ load resistor between VDD	and VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.9	
BLD voltage *1	V _B 0	BLC="0"		-2.35	-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V _{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"		-2.60	-2.45	-2.30	V
	VB6	BLC="6"		-2.65	-2.50	-2.35	V
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tBS					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vor					10	mV
offset voltage							
Analog comparator	tamp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV					
Current consumption	IOP	During HALT V	Without		10	20	μΑ
		During operation *2	anel load		12	25	μΑ

^{*1} The relationships among VB0–VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.

^{*2} The BLD circuit, sub-BLD circuit and analog comparator are in the OFF status.

^{*2} The BLD circuit and sub-BLD circuit are in the ON status (HLMOD="1", BLS="0"). The analog comparator is in the OFF status.

S1C60L08 (Normal operating mode)

Unless otherwise specified:

 $V_{DD} = 0V, \ V_{SS} = -1.5V, \ fosc1 = 32.768kHz, \ T_{a} = 25^{\circ}C, \ C_{G} = 25pF, \ V_{S1}/V_{L1} - V_{L3} \ are \ internal \ voltage, \ C_{1} - C_{5} = 0.1 \mu F$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD an	nd VL1	-1.15	-1.05	-0.95	V
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VDD an	nd VL2	2·VL1		2·VL1	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 MΩ load resistor between VDD an	nd VL3	3-VL1		3.VL1	V
		(without panel load)		- 0.1		×0.9	
BLD voltage *1	V _{B0}	BLC="0"		-1.15	-1.05	-0.95	V
	V _{B1}	BLC="1"		-1.20	-1.10	-1.00	V
	V _{B2}	BLC="2"		-1.25	-1.15	-1.05	V
	V _B 3	BLC="3"		-1.30	-1.20	-1.10	V
	V _{B4}	BLC="4"		-1.35	-1.25	-1.15	V
	V _{B5}	BLC="5"		-1.40	-1.30	-1.20	V
	VB6	BLC="6"		-1.45	-1.35	-1.25	V
	V _B 7	BLC="7"		-1.50	-1.40	-1.30	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-1.30	-1.20	-1.10	V
Sub-BLD circuit response time	tbs					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vof					20	mV
offset voltage							
Analog comparator	tamp	V _{IP} =-1.1V				3	msec
response time		VIM=VIP±30mV					
Current consumption	IOP	During HALT Wi	ithout		1.0	2.0	μΑ
		During operation *2 par	nel load		2.2	4.0	μA

^{*1} The relationships among V_{B0} - V_{B7} are V_{B0} > V_{B1} > V_{B2} >... V_{B5} > V_{B6} > V_{B7} .

S1C60L08 (Heavy load protection mode)

Unless otherwise specified:

 $V_{DD} = 0V, \ V_{SS} = -1.5V, \ fosc1 = 32.768kHz, \ Ta = 25^{\circ}C, \ C_{G} = 25pF, \ V_{S1}/V_{L1} - V_{L3} \ are \ internal \ voltage, \ C_{1} - C_{5} = 0.1 \mu F$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VLI	Connect 1 MΩ load resistor between VDD a	and VL1	-1.15	-1.05	-0.95	V
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VDD a	and VL2	2·VL1		2·VL1	V
		(without panel load)		- 0.1		×0.85	
	VL3	Connect 1 MΩ load resistor between VDD a	and VL3	3.VL1		3.VL1	V
		(without panel load)		- 0.1		×0.85	
BLD voltage *1	V _{B0}	BLC="0"		-1.15	-1.05	-0.95	V
	V _{B1}	BLC="1"		-1.20	-1.10	-1.00	V
	V _{B2}	BLC="2"		-1.25	-1.15	-1.05	V
	V _B 3	BLC="3"		-1.30	-1.20	-1.10	V
	V _{B4}	BLC="4"		-1.35	-1.25	-1.15	V
	V _{B5}	BLC="5"		-1.40	-1.30	-1.20	V
	VB6	BLC="6"		-1.45	-1.35	-1.25	V
	V _B 7	BLC="7"		-1.50	-1.40	-1.30	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-1.30	-1.20	-1.10	V
Sub-BLD circuit response time	tbs					100	μsec
Analog comparator	Vip	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vof					20	mV
offset voltage							
Analog comparator	t amp	V _{IP} =-1.1V				3	msec
response time		VIM=VIP±30mV					
Current consumption	IOP	During HALT V	Vithout		6.5	10	μA
		During operation *2 p	anel load		8.5	15	μA

^{*2} The BLD circuit, sub-BLD circuit and analog comparator are in the OFF status.

^{*1} The relationships among VB0-VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.

^{*2} The BLD circuit and sub-BLD circuit are in the ON status (HLMOD="1", BLS="0"). The analog comparator is in the OFF status.

S1C60A08 (Normal operating mode)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc1=32.768kHz, Ta=25°C, Cg=25pF, Vs1/VL1-VL3 are internal voltage, C1-C5=0.1μF

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDI	and VL1	-1.15	-1.05	-0.95	V
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VDI	and VL2	2·VL1		2·VL1	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 MΩ load resistor between VDI	and VL3	3-VL1		3.VL1	V
		(without panel load)	- 0.1		×0.9		
BLD voltage *1	V _{B0}	BLC="0"		-2.35	-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V _{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"		-2.60	-2.45	-2.30	V
	V _{B6}	BLC="6"		-2.65	-2.50	-2.35	V
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tBS					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vor					10	mV
offset voltage							
Analog comparator	tamp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV					
Current consumption	IOP	During HALT	Without		1.1	2.0	μΑ
		During operation *2	panel load		3.0	5.0	μΑ
		During operation at 500kHz *2			50	70	μΑ

^{*1} The relationships among VB0-VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.

S1C60A08 (Heavy load protection mode)

Unless otherwise specified:

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD	and VL1	-1.15	-1.05	-0.95	V
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VDD	and VL2	2·VL1		2.VL1	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 MΩ load resistor between VDD	and VL3	3.VL1		3.VL1	V
(without panel load)				- 0.1		×0.9	
BLD voltage *1	voltage *1 VB0 BLC="0"				-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V _{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"	-2.60	-2.45	-2.30	V	
	V _{B6}	BLC="6"	-2.65	-2.50	-2.35	V	
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tBS					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)		1			ĺ
Analog comparator	Vor					10	mV
offset voltage							
Analog comparator	t amp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV	VIM=VIP±15mV				
Current consumption	IOP	During HALT	Without		6.5	10	μΑ
_		During operation *2	panel load		8.5	15	μΑ
		During operation at 500kHz *2			55	75	μΑ

^{*1} The relationships among VB0–VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.

^{*2} The BLD circuit, sub-BLD circuit and analog comparator are in the OFF status.

^{*2} The BLD circuit and sub-BLD circuit are in the ON status (HLMOD="1", BLS="0"). The analog comparator is in the OFF status.

7.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

S1C60N08 (OSC1 crystal oscillation circuit)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, Crystal: Q13MC146, Cg=25pF, CD=built-in, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-1.8			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-1.8			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	$\Delta f/\Delta V$	Vss=-1.8 to -3.5V			5	ppm
Frequency/IC deviation	$\Delta f/\Delta IC$		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	Cg=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(V _{SS})			-3.5	V
Permitted leak resistance	Rleak	Between OSC1 and VDD	200			ΜΩ

S1C60L08 (OSC1 crystal oscillation circuit)

Unless otherwise specified:

VDD=0V, Vss=-1.5V, Crystal: Q13MC146, CG=25pF, CD=built-in, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-1.1			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-1.1			V
	_		(-0.9)*1			
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	$\Delta f/\Delta V$	Vss=-1.1 (-0.9)*1 to -1.7V			5	ppm
Frequency/IC deviation	Δf/ΔIC		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	C _G =5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(Vss)			-1.7	V
Permitted leak resistance	Rleak	Between OSC1 and VDD	200			ΜΩ

^{*1} Parentheses indicate value for operation in heavy load protection mode.

S1C60A08 (OSC1 crystal oscillation circuit)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, Crystal: Q13MC146, Cg=25pF, CD=built-in, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-2.2			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-2.2			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	$\Delta f/\Delta V$	Vss=-2.2 to -3.5V			5	ppm
Frequency/IC deviation	$\Delta f/\Delta IC$		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	Cg=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(Vss)			-3.5	V
Permitted leak resistance	Rleak	Between OSC1 and VDD	200			ΜΩ

S1C60A08 (OSC3 CR oscillation circuit)

Unless otherwise specified:

VDD=0V, VSS=-3.0V, RCR= $82k\Omega$, Ta= 25° C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency dispersion	fosc3		-30	480kHz	30	%
Oscillation start voltage	Vsta	(Vss)	-2.2			V
Oscillation start time	tsta	Vss=-2.2 to -3.5V			3	msec
Oscillation stop voltage	Vstp	(Vss)	-2.2			V

S1C60A08 (OSC3 ceramic oscillation circuit)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, Ceramic oscillator: 500kHz, CGC=CDC=100pF, Ta=25°C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	(Vss)	-2.2			V
Oscillation start time	tsta	Vss=-2.2 to -3.5V			5	msec
Oscillation stop voltage	Vstp	(Vss)	-2.2			V

CHAPTER 8 PACKAGE

8.1 Plastic Package


QFP5-100pin

(Unit: mm)



QFP15-100pin


(Unit: mm)



8.2 Ceramic Package for Test Samples


QFP5-100pin


(Unit: mm)



QFP15-100pin


(Unit: mm)





CHAPTER 9 PAD LAYOUT

9.1 Diagram of Pad Layout



Chip thickness: 400μm Pad opening: 95μm

9.2 Pad Coordinates

/T	T	um)
	I I I I I I I	111111

										(0)	ιπι. μπι)
No.	Pad name	Χ	Υ	No.	Pad name	Χ	Υ	No.	Pad name	Χ	Υ
1	AMPP	1,294	1,699	33	OSC4	-1,704	176	65	SEG30	795	-1,699
2	AMPM	1,164	1,699	34	OSC3	-1,704	46	66	SEG29	925	-1,699
3	K23	1,034	1,699	35	Vs1	-1,704	-84	67	SEG28	1,055	-1,699
4	K22	904	1,699	36	OSC2	-1,704	-214	68	SEG27	1,185	-1,699
5	K21	774	1,699	37	OSC1	-1,704	-344	69	SEG26	1,315	-1,699
6	K20	644	1,699	38	Vdd	-1,704	-503	70	SEG25	1,445	-1,699
7	K10	514	1,699	39	VL3	-1,704	-633	71	SEG24	1,704	-1,621
8	K03	384	1,699	40	VL2	-1,704	-763	72	TEST	1,704	-1,465
9	K02	254	1,699	41	V _{L1}	-1,704	-893	73	SEG23	1,704	-1,310
10	K01	124	1,699	42	CA	-1,704	-1,022	74	SEG22	1,704	-1,180
11	K00	-7	1,699	43	CB	-1,704	-1,153	75	SEG21	1,704	-1,050
12	SIN	-137	1,699	44	COM3	-1,704	-1,283	76	SEG20	1,704	-920
13	SOUT	-267	1,699	45	COM2	-1,704	-1,413	77	SEG19	1,704	-790
14	SCLK	-397	1,699	46	COM1	-1,704	-1,543	78	SEG18	1,704	-660
15	P03	-527	1,699	47	COM0	-1,704	-1,673	79	SEG17	1,704	-530
16	P02	-657	1,699	48	SEG47	-1,415	-1,699	80	SEG16	1,704	-400
17	P01	-787	1,699	49	SEG46	-1,285	-1,699	81	SEG15	1,704	-270
18	P00	-917	1,699	50	SEG45	-1,155	-1,699	82	SEG14	1,704	-140
19	P13	-1,048	1,699	51	SEG44	-1,025	-1,699	83	SEG13	1,704	-10
20	P12	-1,178	1,699	52	SEG43	-895	-1,699	84	SEG12	1,704	120
21	P11	-1,308	1,699	53	SEG42	-765	-1,699	85	SEG11	1,704	250
22	P10	-1,438	1,699	54	SEG41	-635	-1,699	86	SEG10	1,704	380
23	R03	-1,704	1,686	55	SEG40	-505	-1,699	87	SEG9	1,704	510
24	R02	-1,704	1,556	56	SEG39	-375	-1,699	88	SEG8	1,704	640
25	R01	-1,704	1,426	57	SEG38	-245	-1,699	89	SEG7	1,704	770
26	R00	-1,704	1,296	58	SEG37	-115	-1,699	90	SEG6	1,704	900
27	R12	-1,704	1,166	59	SEG36	15	-1,699	91	SEG5	1,704	1,030
28	R11	-1,704	1,036	60	SEG35	145	-1,699	92	SEG4	1,704	1,160
29	R10	-1,704	812	61	SEG34	275	-1,699	93	SEG3	1,704	1,290
30	R13	-1,704	682	62	SEG33	405	-1,699	94	SEG2	1,704	1,420
31	Vss	-1,704	457	63	SEG32	535	-1,699	95	SEG1	1,704	1,550
32	RESET	-1,704	327	64	SEG31	665	-1,699	96	SEG0	1,704	1,680



PREFACE

This manual describes the hardware specification of the S1C60R08.

The S1C60R08 is a ROM emulator MCU for the S1C60N08. The mask ROM in the S1C60R08 has been changed to a programmable RAM that is programmed by the Serial EEPROM connected in outside through the serial I/F circuit. Almost all other circuits are compatible with the S1C60N08, therefore this manual explains only the parts related to the programmable RAM and other differences from the S1C60N08.

Furthermore, an exclusive Serial EEPROM should be used for programmable RAM programming. Refer to the following manuals in addition to this manual.

For the functions and control of the peripheral circuit: "S1C60N08 Technical Hardware"

CONTENTS

CHAPTER 1	Overview	<i>II-1</i>
	1.1 Configuration	II-1
	1.2 Features	II-1
	1.3 Block Diagram	II-2
	1.4 Pin Layout Diagram	II-3
	1.5 Pin Description	II-4
	1.6 S1C60R08 Option List	II-4
CHAPTER 2	ROM EMULATOR/ROM EMULATOR PROGRAMMER	<i>II-7</i>
	2.1 Configuration of ROM Emulator	II-7
	2.2 Configuration of ROM Emulator Programmer	II-8
	2.3 Operation	II-8
CHAPTER 3	Summary of Notes	II-9
	3.1 Target Type for S1C60N08 Series	II-9
	3.2 Mask/Segment Option	II-9
	3.3 Serial EEPROM	II-9
	3.4 Precautions on Mounting	II-9
CHAPTER 4	MEMORY MAP	II-11
	Memory Map Basic External Wiring Diagram	
CHAPTER 5		II-15
CHAPTER 5	Basic External Wiring Diagram	II-15 II-17
CHAPTER 5	Basic External Wiring Diagram Electrical Characteristics	
CHAPTER 5	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	
CHAPTER 5	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	
CHAPTER 5	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating 6.2 Recommended Operating Conditions 6.3 DC Characteristics	
CHAPTER 5 CHAPTER 6	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	II-15 II-17 II-17 II-17 II-18 II-19 II-21
CHAPTER 5 CHAPTER 6	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	II-15 II-17II-17II-18II-19II-21 II-22
CHAPTER 5 CHAPTER 6	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	II-15
CHAPTER 6 CHAPTER 7	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	II-15 II-17 II-17 II-17 II-18 II-19 II-21 II-22 II-22 II-23
CHAPTER 6 CHAPTER 7	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	II-15 II-17 II-17 II-18 II-19 II-21 II-22 II-23 II-24
CHAPTER 6 CHAPTER 7	BASIC EXTERNAL WIRING DIAGRAM ELECTRICAL CHARACTERISTICS 6.1 Absolute Maximum Rating	II-15 II-17 II-17 II-18 II-19 II-21 II-22 II-23 II-24

CHAPTER 1 OVERVIEW

The S1C60R08 is a microcomputer with a CMOS 4-bit core CPU S1C6200C as main component, and a built-in programmable RAM (ROM emulator). The S1C60R08 has almost the same functions as the S1C60N08. The mask ROM in the S1C60N08 has been changed to a ROM emulator that allows the user to rewrite programs using a Serial EEPROM.

1.1 Configuration

The S1C60R08 is a ROM emulator model of the S1C60N08 and the S1C60A08. Table 1.1.1 lists the difference between these target models.

Table 1.1.1 Model configuration

Model	S1C60R08					
Target	S1C60N08	S1C60A08				
Supply voltage	3.0 V	3.0 V				
Oscillation	OSC1 only	OSC1 and OSC3				
circuit	(Single clock)	(Twin clock)				

Note: The S1C60R08 cannot be use as the S1C60L08.

1.2 Features

Table 1.2.1 Features

Model		S1C60R08					
Target		S1C60N08	S1C60A08				
OSC1 oscillat	ion circuit	Crystal oscillation circuit 32.76	8 kHz (Typ.)/38.400 kHz (Typ.)				
OSC3 oscillat	ion circuit	_	CR or ceramic oscillation circuit				
			(selected by mask option) 500 kHz (Typ.)				
Instruction set	t	108 t					
Instruction ex	ecution time	153 µsec, 214 µsec, 366	μsec (CLK = 32.768 kHz)				
\	ding on instruction)	130 μsec, 182 μsec, 313 μ	usec (CLK = 38.400 kHz)				
(CLK: CPU op	peration frequency)	_	10 μsec, 14 μsec, 24 μsec				
			(CLK = 500 kHz)				
ROM emulato		4,096 word	$ls \times 12 bits$				
Serial EEPRC	OM interface	Built-in (Microchip 24AA65 t					
RAM capacity	1	832 word					
Input ports		9 bits (pull-down resistor ca					
Output ports		8 t					
I/O ports		8 t					
Serial interfac	е	1 port (8-bit clock s					
LCD driver		48 segments \times 4, 3, or 2 commons (selected by mask option)					
		V-3 V 1/4, 1/3 or 1/2 duty (voltage regulator and booster circuits built-in)					
Time base co		Two types (timer and stopwatch)					
Watchdog tim		Built-in (can be disabled by mask option)					
Event counter		Two 8-bit inputs (dial input evaluation or independent)					
Sound genera	ator	Programmable in 8 so					
		Digital envelope built-in (can	1 /				
Analog compa		Inverted input \times 1, no					
,	etection circuit	Dual system (programmable					
(BLD)		<u> </u>	2–2.55 V				
External interr		Input interru					
Internal interru	upt	Time base counter i					
		Serial interface in					
Supply voltage		3.0 V (1.8–3.5 V)	3.0 V (2.2–3.5 V)				
Current	CLK= 32.768 kHz	1.0 μΑ	1.1 μΑ				
consumption	(when halted)						
(Typ. value)	CLK= 32.768 kHz	6.5 μΑ	7.5 μΑ				
	(when executed)						
	CLK= 500 kHz	_	115 μΑ				
	(when executed)						
Form when sh	nipped	QFP5-100pin, QFP15-100pin or chip					

1.3 Block Diagram





Fig. 1.3.1 Block diagram


1.4 Pin Layout Diagram

QFP5-100pin



No.	Pin name						
1	COM1	26	SEG24	51	SEG0	76	P10
2	COM0	27	TEST	52	AMPP	77	R03
3	SEG47	28	SEG23	53	AMPM	78	R02
4	SEG46	29	SEG22	54	K23	79	R01
5	SEG45	30	SEG21	55	K22	80	R00
6	SEG44	31	SEG20	56	K21	81	R12
7	SEG43	32	SEG19	57	K20	82	R11
8	SEG42	33	SEG18	58	K10	83	R10
9	SEG41	34	SEG17	59	K03	84	R13
10	SEG40	35	SEG16	60	K02	85	Vss
11	SEG39	36	SEG15	61	K01	86	RESET
12	SEG38	37	SEG14	62	K00	87	OSC4
13	SEG37	38	SEG13	63	SIN	88	OSC3
14	SEG36	39	SEG12	64	SOUT	89	Vs1
15	SEG35	40	SEG11	65	OTPRST	90	OSC2
16	SEG34	41	SEG10	66	SCLK	91	OSC1
17	SEG33	42	SEG9	67	P03	92	Vdd
18	SEG32	43	SEG8	68	P02	93	VL3
19	SEG31	44	SEG7	69	P01	94	VL2
20	SEG30	45	SEG6	70	P00	95	V _{L1}
21	SEG29	46	SEG5	71	SCL	96	CA
22	SEG28	47	SEG4	72	SDA	97	CB
23	SEG27	48	SEG3	73	P13	98	ERROUT
24	SEG26	49	SEG2	74	P12	99	COM3
25	SEG25	50	SEG1	75	P11	100	COM2

QFP15-100pin



No.	Pin name						
1	SEG47	26	SEG23	51	AMPM	76	R02
2	SEG46	27	SEG22	52	K23	77	R01
3	SEG45	28	SEG21	53	K22	78	R00
4	SEG44	29	SEG20	54	K21	79	R12
5	SEG43	30	SEG19	55	K20	80	R11
6	SEG42	31	SEG18	56	K10	81	R10
7	SEG41	32	SEG17	57	K03	82	R13
8	SEG40	33	SEG16	58	K02	83	Vss
9	SEG39	34	SEG15	59	K01	84	RESET
10	SEG38	35	SEG14	60	K00	85	OSC4
11	SEG37	36	SEG13	61	SIN	86	OSC3
12	SEG36	37	SEG12	62	SOUT	87	Vs1
13	SEG35	38	SEG11	63	OTPRST	88	OSC2
14	SEG34	39	SEG10	64	SCLK	89	OSC1
15	SEG33	40	SEG9	65	P03	90	Vdd
16	SEG32	41	SEG8	66	P02	91	VL3
17	SEG31	42	SEG7	67	P01	92	VL2
18	SEG30	43	SEG6	68	P00	93	V _{L1}
19	SEG29	44	SEG5	69	SCL	94	CA
20	SEG28	45	SEG4	70	SDA	95	CB
21	SEG27	46	SEG3	71	P13	96	ERROUT
22	SEG26	47	SEG2	72	P12	97	COM3
23	SEG25	48	SEG1	73	P11	98	COM2
24	SEG24	49	SEG0	74	P10	99	COM1
25	TEST	50	AMPP	75	R03	100	COM0

Fig. 1.4.1 Pin layout

1.5 Pin Description

Table 1.5.1 Pin description

	Pin No.					
Pin name	QFP5-100	QFP15-100	I/O	Function		
V _{DD}	92	90	(I)	Power supply pin (+)		
Vss	85	83	(I)	Power supply pin (-)		
Vs1	89	87	-	Oscillation and internal logic system voltage output pin		
V _{L1}	95	93	_	LCD drive voltage output pin (approx1.05 V or 1/2·VL2)		
VL2	94	92	_	LCD drive voltage output pin (2·VL1 or approx2.10 V)		
VL3	93	91	-	LCD drive voltage output pin (3·VL1 or 3/2·VL2)		
CA, CB	96, 97	94, 95	_	Boost capacitor connecting pin		
OSC1	91	89	I	Crystal oscillation input pin		
OSC2	90	88	О	Crystal oscillation output pin		
OSC3	88	86	I	CR or ceramic oscillation input pin * (N.C. for S1C60N08)		
OSC4	87	85	О	CR or ceramic oscillation output pin * (N.C. for S1C60N08)		
K00-K03	62–59	60–57	I	Input port pin		
K10	58	56	I	Input port pin		
K20-K23	57–54	55–52	I	Input port pin		
P00-P03	70–67	68–65	I/O	I/O port pin		
P10-P13	76–73	74–71	I/O	I/O port pin		
R00-R03	80–77	78–75	О	Output port pin		
R10	83	81	О	Output port pin or BZ output pin *		
R11	82	80	О	Output port pin or SIOF output pin *		
R12	81	79	О	Output port pin or FOUT output pin *		
R13	84	82	О	Output port pin or BZ output pin *		
SIN	63	61	I	Serial interface data input pin		
SOUT	64	62	О	Serial interface data output pin		
SCLK	66	64	I/O	Serial interface clock input/output pin		
AMPP	52	50	I	Analog comparator non-inverted input pin		
AMPM	53	51	I	Analog comparator inverted input pin		
SEG0-47	51–28, 26–3	49–26, 24–1	О	LCD segment output pin or DC output pin *		
COM0-3	2, 1, 100, 99	100–97	О	LCD common output pin (1/2, 1/3 or 1/4 duty are selectable *)		
RESET	86	84	I	Initial reset input pin		
TEST	27	25	I	Input pin for test		
SCL	71	69	О	Serial EEPROM clock output pin		
SDA	72	70	I/O	Serial EEPROM data input/output pin		
ERROUT	98	96	О	Errout detecting singnal output for download program		
OTPRST	65	63	I	Cold reset pin for re-start download program from EEPROM		

^{*} Can be selected by mask option

1.6 S1C60R08 Option List

Multiple specifications are available in each option item as indicated in the Option List. Refer to the "S1C60N08 Technical Hardware".

1.	DEVICE TYPE		
	DEVICE TYPE	□ 1. S1C60N08 (Norma	ıl Type)
		☐ 2. S1C60A08 (Twin C	Clock Type)
	• CLOCK TYPE (for Evaluation board) .	□ 1. 32 kHz	□ 2. 38 kHz
2.	OSC3 SYSTEM CLOCK (only for S	1C60A08)	
		□ 1. CR	□ 2. Cerami

3.	MULTIPLE KEY ENTRY RESET				
	• COMBINATION	□ 1.	Not Us	e	
		□ 2.	Use K	00, K01	
		□ 3.	Use K	00, K01, K02	
		□ 4.	Use K	00, K01, K02, K	03
	TIME AUTHORIZE	□ 1.	Use		□ 2. Not Use
4.	WATCHDOG TIMER				
		□ 1.	Use		☐ 2. Not Use
5.	INPUT INTERRUPT NOISE REJE	сто	R		
-	• K00–K03				□ 2. Not Use
	• K10				□ 2. Not Use
	• K20–K23				□ 2. Not Use
	1120 1120		OSC		in in the case
6.	INPUT PORT PULL DOWN RESIS	STOF	₹		
	• K00	□ 1.	With R	esistor	☐ 2. Gate Direct
	• K01				☐ 2. Gate Direct
	• K02				☐ 2. Gate Direct
	• K03				☐ 2. Gate Direct
	• K10	\Box 1.	With R	esistor	☐ 2. Gate Direct
	• K20				\square 2. Gate Direct
	• K21	□ 1.	With R	esistor	☐ 2. Gate Direct
	• K22				☐ 2. Gate Direct
	• K23	□ 1.	With R	esistor	☐ 2. Gate Direct
7.	OUTPUT PORT SPECIFICATION	(R00	-R03)		
	• R00	•	-	ementary	☐ 2. Pch-OpenDrain
	• R01		-	•	☐ 2. Pch-OpenDrain
	• R02		-	•	☐ 2. Pch-OpenDrain
	• R03		-	•	☐ 2. Pch-OpenDrain
_			1	J	1
8.	R10 SPECIFICATION				
	OUTPUT SPECIFICATION				2. Pch-OpenDrain
	OUTPUT TYPE	□ 1.	DC Ou	tput	☐ 2. Buzzer Output
9.	R11 SPECIFICATION				
	• OUTPUT SPECIFICATION	□ 1	Comple	ementary	☐ 2. Pch-OpenDrain
	• OUTPUT TYPE				☐ 2. SIO Flag
			2004	-pa-	
10	R12 SPECIFICATION				
	• OUTPUT SPECIFICATION				☐ 2. Pch-OpenDrain
	• OUTPUT TYPE				
		□ 2.	FOUT	32768 or 3840	
			FOUT	16384 or 1920	
			FOUT	8192 or 960	
			FOUT	4096 or 480	
			FOUT	2048 or 240	
			FOUT	1024 or 120	
			FOUT	512 or 60	
		□ 9.	FOUT	256 or 30	0 [Hz]

11.R13 SPECIFICATION		
OUTPUT SPECIFICATION	. □ 1. Complementary	☐ 2. Pch-OpenDrain
OUTPUT TYPE	. □ 1. DC Output	
	☐ 2. Buzzer Inverted Outp	ut (R13 Control)
	☐ 3. Buzzer Inverted Outp	ut (R10 Control)
12. I/O PORT SPECIFICATION		
• P00	. □ 1. Complementary	☐ 2. Pch-OpenDrain
• P01	. □ 1. Complementary	☐ 2. Pch-OpenDrain
• P02	□ 1. Complementary	☐ 2. Pch-OpenDrain
• P03	□ 1. Complementary	☐ 2. Pch-OpenDrain
• P10	☐ 1. Complementary	☐ 2. Pch-OpenDrain
• P11	2 0	☐ 2. Pch-OpenDrain
• P12	1 9	☐ 2. Pch-OpenDrain
• P13		☐ 2. Pch-OpenDrain
		F
13. SIN PULL DOWN RESISTOR		
	☐ 1. With Resistor	☐ 2. Gate Direct
14. SOUT SPECIFICATION		
	☐ 1. Complementary	\square 2. Pch-OpenDrain
45 COLIK ODEOLEICATION		
15. SCLK SPECIFICATION		
PULL DOWN RESISTOR		☐ 2. Gate Direct
OUTPUT SPECIFICATION		☐ 2. Pch-OpenDrain
• LOGIC	. □ 1. Positive	☐ 2. Negative
16. SIO DATA PERMUTATION		
10.310 DATA PERMITTATION	- 4 1 (CD F)	
	☐ 1. MSB First	☐ 2. LSB First
17. EVENT COUNTER NOISE REJEC	CTOR	
	☐ 1. 2048 or 2400 [Hz]	☐ 2. 256 or 300 [Hz]
	1. 2046 Of 2400 [112]	_ 2. 200 OI 300 [112]
18. LCD SPECIFICATION		
• BIAS SELECTION		
S1C60N08	□ 1 1/3 Bias Regulator U	sed LCD 3 V
510001100	☐ 2. 1/3 Bias, Regulator N	
	☐ 3. 1/2 Bias, Regulator N	
	☐ 4. 1/3 Bias, Regulator N	
S1C60A08	O	
51C00A00	\square 2. 1/3 Bias, Regulator N	
	☐ 3. 1/2 Bias, Regulator N	
	9	
	☐ 4. 1/3 Bias, Regulator N	ot Usea, LCD 4.5 v
DUTY SELECTION	. □ 1. 1/4 Duty	
	☐ 2. 1/3 Duty	
	☐ 3. 1/2 Duty	
40 OF OHELIT HELLOWY 4 DD 5 = 2.2	-	
19. SEGMENT MEMORY ADDRESS		
	\Box 1. 0 Page (040–06F)	
	□ 2. 2 Page (240–26F)	

CHAPTER 2 ROM EMULATOR/ ROM EMULATOR PROGRAMMER

The S1C60R08 has a built-in ROM emulator, which is constructed by RAM, to emulate mask ROM. The ROM emulator is programmed from outside through the serial interface (programmer) circuit and then its data is read by the CPU.

This chapter explain the ROM emulator and the Programmer circuit.

2.1 Configuration of ROM Emulator

The built-in ROM emulator is the same structure with the mask ROM built-in S1C60N08. And used for loading the user-program. That has a capacity of 4,096 steps \times 12 bits. The program area consists of 16 (0-15) pages \times 256 (00H–FFH) steps. After initial reset, the program beginning address is set to bank 0, page 1, step 00H. The interrupt vector is allocated to page 1, steps 01H–0FH.




Fig. 2.1.1 ROM emulator configuration

The ROM emulator data is downloaded from an external Serial EEPROM through the Programmer circuit. After power on or a HIGH pulse is input to the OTPRST pin, the ROM emulator data is initialized and downloading will be started.

2.2 Configuration of ROM Emulator Programmer

The ROM emulator data is written through the Programmer. The Programmer supports data transmit/receive communication with Serial EEPROM, interface data error check and system reset signal generation.




Fig. 2.2.1 ROM emulator

Terminals

The Programmer uses the following input/output terminals.

SCL: Serial EEPROM control clock output terminal SDA: Serial EEPROM data transmit/receive terminal

ERROUT: Data check result output terminal OTPRST: Data re-loading start input terminal

2.3 Operation

The S1C60R08 has two operation modes,

• Programming mode: Load the data from the Serial EEPROM

Normal mode: Work as if the mask ROM type

The following describes how to operate the S1C60R08.

- 1) Make an application software.
- 2) Convert the software to the Serial EEPROM format with winedg in the S1C60R08 package.
- 3) Write the program which is converted to the Serial EEPROM format to the Serial EEPROM.
- 4) Set up the S1C60R08, the Serial EEPROM and the other peripheral components on the user target application. (The example is described in "CHAPTER 5 BASIC EXTERNAL CONNECTION DIAGRAM".)
- 5) The application power on.
- 6) The S1C60R08 enters to the Programming mode, and starts data loading from the Serial EEPROM to the built-in ROM emulator automatically.
 - In the loading, internal circuit is kept as system reset condition except the Programmer. And data error checking is done at the same time.
- 7) If the data error happens, the ERROUT pin goes HIGH level and data loading is terminated.
- 8) If the data has loaded without any error, the S1C60R08 enters to the Normal mode automatically. Then the CPU read the ROM emulator data as the instruction and start to run as if the mask ROM type.
- 9) If you want to re-load the data, input a HIGH pulse to the OTPRST pin. Then the S1C60R08 enters to Programming mode and starts re-loading.

CHAPTER 3 SUMMARY OF NOTES

3.1 Target Type for S1C60N08 Series

The S1C60N08 has 3 types (S1C60N08, S1C60A08 and S1C60L08).

In these models, the S1C60R08 supports the following 2 types as the ROM emulator model.

S1C60N08 VDD = 3.0 V (Typ.), OSC1

S1C60A08 VDD = 3.0 V (Typ.), OSC1/OSC3

Refer the "S1C60N08 Technical Hardware".

3.2 Mask/Segment Option

The S1C60R08 can load ROM emulator data. But cannot load the mask option and segment option. Therefore customer must make the function option data and segment option data by the S1C60R08 development tool at first. Then send the data to SEIKO EPSON and order the mask. SEIKO EPSON makes the S1C60R08 with a customized option according to this request.

3.3 Serial EEPROM

The external Serial EEPROM is necessary for programming the ROM emulator data, and this component is recommended.

Recommended component: AK6010A/12A (AKM)

M24C64/32 (SGS-THOMSON)


BR24C64 (ROHM) 24AA64 (Microchip)

Note: Use larger EEPROM than program memory size.

3.4 Precautions on Mounting

<Oscillation Circuit>

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.).
 In particular, when using a crystal oscillator, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
 - (1) Components which are connected to the OSC1, OSC2, OSC3 and OSC4 terminals, such as oscillators, resistors and capacitors, should be connected in the shortest line.
 - (2) As shown in the right hand figure, make a VDD pattern as large as possible at circumscription of the OSC1/OSC3 and OSC2/OSC4 terminals and the components connected to these terminals. Furthermore, do not use this VDD pattern for any purpose other than the oscillation system.
- In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1/OSC3 and Vss, please keep enough distance between OSC1/OSC3 and Vss or other signals on the board pattern.




<Reset Circuit>

- The power-on reset signal which is input to the RESET terminal changes depending on conditions (power rise time, components used, board pattern, etc.).
 - Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.
 - When the built-in pull-down resistor is added to the RESET terminal by mask option, take into consideration dispersion of the resistance for setting the constant.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the RESET terminal in the shortest line.

<Power Supply Circuit>


- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
 - (1) The power supply should be connected to the VDD and VSS terminal with patterns as short and large as possible.
 - (2) When connecting between the VDD and VSS terminals with a bypass capacitor, the terminals should be connected as short as possible.



(3) Components which are connected to the VS1, VL1, VL2, VL3 terminals, such as a capacitor, should be connected in the shortest line.

<Arrangement of Signal Lines>

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction.
 - Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit.



<Pre><Pre>cautions for Visible Radiation (when bare chip is mounted)>

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause
 this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.
 - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) As well as the face of the IC, shield the back and side too.

CHAPTER 4 MEMORY MAP

The data memory of the S1C60R08 Series has an address space of 865 words (913 words when display memory is laid out in Page 2), of which 48 words are allocated to display memory and 33 words, to I/O memory. Figure 4.1 shows the overall memory map for the S1C60R08 Series, and Tables 4.1(a)–(c), the memory maps for the peripheral circuits (I/O space).




Fig. 4.1 Memory map




Fig. 4.2 Display memory map

Notes: • The display memory area can be selected from between Page 0 (040H–06FH) and Page 2 (240H–26FH) by mask option.

When Page 0 (040H–06FH) is selected, the display memory is assigned in the RAM area. So read/write operation is allowed.

When Page 2 (240H-26FH) is selected, the display memory is assigned as a write-only memory.

• Memory is not mounted in unused area within the memory map and in memory area not indicated in this chapter. For this reason, normal operation cannot be assured for programs that have been prepared with access to these areas.

Table 4.1(a) I/O memory map (2D0H, 2E0H–2ECH)

					I (/				25011, 25011–25011)
Address			ister					_	Comment
	D3	D2	D1	D0	Name	Init *1	1	0	
	0	0	0	LOF	0 *3	- *2 - *2	-	-	Unused
2D0H					0 *3		_	-	Unused
		R		R/W	0 *3 LOF	- *2 1	- Normal	– All off	Unused LCD all off control
					TM3	0	INOITIAI	All Oll	Clock timer data (2 Hz)
	TM3	TM2	TM1	TM0	TM2	0			Clock timer data (2 Hz) Clock timer data (4 Hz)
2E0H			I		TM1	0			Clock timer data (8 Hz)
	R			TMO	0			Clock timer data (16 Hz)	
					SWL3	0			□ MSB
05411	SWL3	SWL2	SWL1	SWL0	SWL2	0			(
2E1H			₹		SWL1	0			Stopwatch timer 1/100 sec data (BCD)
			· · · · · · · · · · · · · · · · · · ·		SWL0	0			☐ LSB
	SWH3	SWH2	SWH1	SWH0	SWH3	0			MSB
2E2H	Omio	OWNE	0,,,,,	011110	SWH2	0			Stopwatch timer 1/10 sec data (BCD)
		F	3		SWH1	0			
					SWH0	0	18.1	1.	□ LSB
	K03	K02	K01	K00	K03	- *2	High	Low	
2E3H					K02	- *2 - *2	High ⊔igh	Low	Input port data (K00–K03)
		F	₹		K01 K00	- *2 - *2	High High	Low Low	
					KCP03	0	_ ⊓igri ¬L	_f	<u> </u>
	KCP03	KCP02	KCP01	KCP00	KCP02	0	1	<u></u>	
2E4H			I		KCP01	0	1	<u> </u>	Input comparison register (K00–K03)
		R/	R/W		KCP00	0	¬¯	 	
	FII/00	FII(00	FIICO	FII/OO	EIK03	0	Enable	Mask	7
2E5H	EIK03	EIK02	EIK01	EIK00	EIK02	0	Enable	Mask	W00 W02)
ZESH	R/W				EIK01	0	Enable	Mask	Interrupt mask register (K00–K03)
		IV.	VV	•	EIK00	0	Enable	Mask	
	HLMOD	BLD0	EISWIT1	FISWITO	HLMOD	0	Heavy load	Normal	Heavy load protection mode register
2E6H	TILIVIOD	DLDO	Liowiii	Lioiiiio	BLD0	0	Low	Normal	Sub-BLD evaluation data
	R/W	R	R/	W	EISWIT1	0	Enable	Mask	Interrupt mask register (stopwatch 1 Hz)
			·		EISWIT0	0	Enable	Mask	Interrupt mask register (stopwatch 10 Hz)
	SCTRG	EIK10	KCP10	K10	SCTRG*3	-	Trigger	- Mook	Serial I/F clock trigger
2E7H					EIK10 KCP10	0	Enable	Mask	Interrupt mask register (K10)
	W	R/	W	R	KCP10	0 – ∗2	t_ High	Low	Input comparison register (K10) Input port data (K10)
					CSDC	0	Static	Dynamic	• •
	CSDC	ETI2	ETI8	ETI32	ETI2	0	Enable	Mask	Interrupt mask register (clock timer 2 Hz)
2E8H				ı	ETI8	0	Enable	Mask	Interrupt mask register (clock timer 8 Hz)
		R/	W		ETI32	0	Enable	Mask	Interrupt mask register (clock timer 32 Hz)
	0	TIO	TIO	Tion	0 *3	_ *2	-	-	Unused
2E9H	0	TI2	TI8	TI32	TI2 *4	0	Yes	No	Interrupt factor flag (clock timer 2 Hz)
2L9H			₹		TI8 *4	0	Yes	No	Interrupt factor flag (clock timer 8 Hz)
			`		TI32 *4	0	Yes	No	Interrupt factor flag (clock timer 32 Hz)
	IK1	IK0	SWIT1	SWIT0	IK1 *4	0	Yes	No	Interrupt factor flag (K10)
2EAH			L		IK0 *4	0	Yes	No	Interrupt factor flag (K00–K03)
		F	₹		SWIT1 *4		Yes	No	Interrupt factor flag (stopwatch 1 Hz)
					SWIT0 *4	0	Yes	No	Interrupt factor flag (stopwatch 10 Hz)
	R03	R02	R01	R00	R03	0	High	Low	Output port (R03)
2EBH			<u> </u>		R02	0	High High	Low Low	Output port (R02) Output port (R01)
		R	W		R01 R00	0	High High	Low	Output port (R01) Output port (R00)
			R11		R13	0	High/On		Output port (R13)/BZ output control
	R13	R12		R10	R12	0	"	Low/Off	Output port (R12)/FOUT output control
2ECH			SIOF		R11	0	High	Low	Output port (R11, LAMP)
	p/	W	R/W	R/W	SIOF	0	Run	Stop	Output port (SIOF)
	IV	**	R	17/77	R10	0		Low/Off	Output port (R10)/BZ output control
*1 Initial	volue et	initial ra	cot			k3 A1wa	ys "0" be	•	*5 Undefined

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

Table 4.1(b) I/O memory map (2EDH–2FAH)

		Rea	ister			• / •		-	p (28911–211111)		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	P03	P02	P01	P00	P03	_ *2	High	Low			
2EDH	P03	P02	PUI	P00	P02	_*2	High	Low	I/O port data (P00–P03)		
		R/	W		P01	- *2	High	Low	Output latch is reset at initial reset		
-	.,				P00	- *2	High	Low			
	TMRST	SWRUN	SWRST	IOC0	TMRST*3 SWRUN	Reset	Reset	- Cton	Clock timer reset		
2EEH					SWRST*3	0 Reset	Run Reset	Stop -	Stopwatch timer Run/Stop Stopwatch timer reset		
	W	R/W	W	R/W	IOC0	0	Output	Input	I/O control register 0 (P00–P03)		
		WD2			WDRST*3	Reset	Reset	-	Watchdog timer reset		
2550	2EFH WDRST		WD1	WD0	WD2	0			Timer data (watchdog timer) 1/4 Hz		
ZLIII	w		R		WD1	0			Timer data (watchdog timer) 1/2 Hz		
					WD0	0			Timer data (watchdog timer) 1 Hz		
	SD3	SD2	SD1	SD0	SD3	× *5					
2F0H					SD2 SD1	×*5 ×*5			Serial I/F data register (low-order 4 bits)		
		R/	W		SD0	× *5					
	65-	65-	65-	65:	SD7	× *5			- 7		
2F1H	SD7	SD6	SD5	SD4	SD6	×*5			Gariel I/C data mariatan (biah a 1 41%)		
2F1H		R/	\/\		SD5	×*5			Serial I/F data register (high-order 4 bits)		
		it/	**		SD4	×*5					
	SCS1	SCS0	SE2	EISIO	SCS1	1			Serial I/F clock [SCS1, 0] 0 1 2 3		
2F2H					SCS0	1		٦	I mode selection Clock CLK CLK/2 CLK/4 Slave		
		R/	W		SE2 EISIO	0	 Enable	- Mask	Serial I/F clock edge selection Interrupt mask register (serial I/F)		
					0 *3	- *2	-	-	Unused		
05011	0	0 0 IK2 ISIO				_*2	_	_	Unused		
2F3H				•	0 *3 IK2 *4	0	Yes	No	Interrupt factor flag (K20–K23)		
		F	`		ISIO *4	0	Yes	No	Interrupt factor flag (serial I/F)		
$\overline{}$	K23	K22	K21	K20	K23	_ *2	High	Low	$ \overline{\ } $		
2F4H	1320 1322 1321 1320				K22	_ *2 2	High	Low	Input port data (K20–K23)		
		F	?		K21 K20	- *2 - *2	High High	Low Low			
					EIK23	0	Enable	Mask	7		
05511	EIK23	EIK22	EIK21	EIK20	EIK22	0	Enable	Mask			
2F5H		D	١٨/		EIK21	0	Enable	Mask	Interrupt mask register (K20–K23)		
		R/	٧٧		EIK20	0	Enable	Mask			
	BZFQ2	BZFQ1	BZFQ0	ENVRST	BZFQ2	0			Buzzer [BZFQ2-0] 0 1 2 3 Frequency fosci/8 fosci/10 fosci/12 fosci/14		
2F6H		L			BZFQ1	0			[BZFQ2-0] 4 5 6 7		
		R/W		W	BZFQ0 ENVRST*3	0 Pasat	Reset	_	selection Frequency fosci/16 fosci/20 fosci/24 fosci/28		
					ENVON	Reset 0	Reset On	- Off	Envelope reset Envelope On/Off		
05	ENVON	ENVRT	AMPDT	AMPON	ENVRT	0	1.0 sec	0.5 sec	Envelope cycle selection register		
2F7H		0.07	r	DAM	AMPDT	1	+>-	+<-	Analog comparator data		
	K/	W	R	R/W	AMPON	0	On	Off	Analog comparator On/Off		
	EV03	EV02	EV01	EV00	EV03	0			7		
2F8H					EV02	0			Event counter 0 (low-order 4 bits)		
		F	₹		EV01	0			·		
					EV00 EV07	0			- <u> </u>		
	EV07	EV06	EV05	EV04	EV07	0					
2F9H			`		EV05	0			Event counter 0 (high-order 4 bits)		
			₹		EV04	0					
	EV13	EV12	EV11	EV10	EV13	0					
2FAH					EV12	0			Event counter 1 (low-order 4 bits)		
		F	₹		EV11	0					
*1 Initial					EV10	0	vs "0" he		*5 Undefined		

^{*1} Initial value at initial reset

^{*3} Always "0" being read

^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read

Table 4.1(c) I/O memory map (2FBH-2FFH)

A -l -l		Reg	ister						0				
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment				
OFFILE	EV17	EV16	EV15	EV14	EV17 EV16	0							
2FBH		F	₹		EV15 EV14	0			Event counter 1 (high-order 4 bits)				
2FCH	EVSEL ENRUN EV1RST EV		EV0RST	EVSEL EVRUN	0	Separate Run	Phase Stop	Event counter mode selection Event counter Run/Stop					
R/W		W		EV1RST*3 EV0RST*3	Reset Reset	Reset Reset	1 1	Event counter 1 reset Event counter 0 reset					
OFFILE	P13	P12	P11	P10	P13 P12	- *2 - *2	High High	Low Low	I/O port data (P10–P13)				
2FDH		R/W			P11 P10	- *2 - *2	High High	Low Low	Output latch is reset at initial reset				
2FEH	PRSM	CLKCHG	oscc	IOC1	PRSM CLKCHG	0	38 kHz OSC3	32 kHz OSC1	OSC1 prescaler selection CPU clock switch				
ZFEN	R/W				OSCC IOC1	0	On Output	Off Input	OSC3 oscillation On/Off I/O control register (P10–P13)				
05511	BLS BLD1	BLC2	BLC1	BLC0	BLS BLD1	0	On Low	Off Normal	BLD On/Off BLD evaluation data Begin Evaluation voltage setting register				
2FFH -	W R		R/W		BLC2 BLC1 BLC0	×*5 ×*5 ×*5			BLC2-0 0 1 2 3 4 5 6 7 S1C60N08/60A08 2.20 2.25 2.30 2.35 2.40 2.45 2.50 2.55 (V) S1C60L08 1.05 1.10 1.15 1.20 1.25 1.30 1.35 1.40 (V)				

^{*1} Initial value at initial reset

^{*3} Always "0" being read


^{*5} Undefined

^{*2} Not set in the circuit

^{*4} Reset (0) immediately after being read


CHAPTER 5 BASIC EXTERNAL WIRING DIAGRAM

Target for S1C60N08



Note: The above table is simply an example, and is not guaranteed to work.

Target for S1C60A08



Note: The above table is simply an example, and is not guaranteed to work.

CHAPTER 6 ELECTRICAL CHARACTERISTICS

6.1 Absolute Maximum Rating

Target for S1C60N08 and S1C60A08

 $(V_{DD}=0V)$

Item	Symbol	Rated value	Unit
Supply voltage	Vss	-5.0 to 0.5	V
Input voltage (1)	VI	Vss-0.3 to 0.5	V
Input voltage (2)	Viosc	Vs1-0.3 to 0.5	V
Permissible total output current *1	ΣIvss	10	mA
Operating temperature	Topr	-20 to 70	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	_
Permissible dissipation *2	PD	250	mW

^{*1} The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

6.2 Recommended Operating Conditions

Target for S1C60N08

(Ta=-20 to 70°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	Vss	V _{DD} =0V	-3.5	-3.0	-1.8	V
Oscillation frequency	fosc1	Either one is selected	_	32.768	_	kHz
			_	38.400	_	kHz

Target for S1C60A08

(Ta=-20 to 70°C)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	Vss	V _{DD} =0V	-3.5	-3.0	-2.2	V
Oscillation frequency (1)	fosc1	Either one is selected	_	32.768	_	kHz
			_	38.400	_	kHz
Oscillation frequency (2)	fosc3	duty 50±5%	50	500	600	kHz

^{*2} In case of plastic package.

6.3 DC Characteristics

Target for S1C60N08 and S1C60A08

Unless otherwise specified:

 $V_{DD}\!\!=\!\!0V,\,V_{SS}\!\!=\!\!-3.0V,\,fosc_1\!\!=\!\!32.768kHz,\,T_a\!\!=\!\!25^{\circ}C,\,V_{S1}/V_{L1}\!\!-\!\!V_{L3}\,\,are\,\,internal\,\,voltage,\,C_1\!\!-\!\!C_5\!\!=\!\!0.1\mu F$

Item	Symbol		Condition	Min.	Тур.	Max.	Unit
High level input voltage (1)	VIH1		K00-03, K10, K20-23, P00-03	0.2·Vss		0	V
			P10–13, SIN, SDA				
High level input voltage (2)	V _{IH2}		SCLK, RESET, TEST, OTPRST	0.1·Vss		0	V
Low level input voltage (1)	VIL1		K00-03, K10, K20-23, P00-03	Vss		0.8·Vss	V
			P10–13, SIN, SDA				
Low level input voltage (2)	VIL2		SCLK, RESET, TEST, OTPRST	Vss		0.9·Vss	V
High level input current (1)	IIH1	VIH1=0V	K00-03, K10, K20-23, P00-03	0		0.5	μΑ
		No pull-down	P10-13, SIN, SCLK, AMPP				
		_	AMPM, SDA				
High level input current (2)	IIH2	VIH2=0V	K00-03, K10, K20-23, SIN	4		16	μΑ
		With pull-down	SCLK				
High level input current (3)	IIH3	VIH3=0V	P00-03, P10-13, RESET, TEST	25		100	μΑ
		With pull-down	OTPRST				
Low level input current	IIL	VIL=VSS	K00-03, K10, K20-23, P00-03	-0.5		0	μΑ
_			P10-13, SIN, SCLK, AMPP				
			AMPM, RESET, TEST, OTPRST				
			SDA				
High level output current (1)	Іоні	Voh1=0.1·Vss	R10, R11, R13			-1.8	mA
High level output current (2)	Іон2	Voh2=0.1·Vss	R00-03, R12, P00-03, P10-13			-0.9	mA
			SOUT, SCLK, SDA, ERROUT				
			SCL				
Low level output current (1)	IOL1	Vol1=0.9·Vss	R10, R11, R13	6.0			mA
Low level output current (2)	IOL2	Vol2=0.9·Vss	R00-03, R12, P00-03, P10-13	3.0			mA
_			SOUT, SCLK, SDA, ERROUT				
			SCL			-3	μΑ
Common output current	Іон3	VOH3=-0.05V	COM0-3				
_	IOL3	Vol3=Vl3+0.05V		3			μΑ
Segment output current	Іон4	Voh4=-0.05V	SEG0-47			-3	μA
(during LCD output)	IOL4	Vol4=Vl3+0.05V]	3			μA
Segment output current	Іон5	Voh5=0.1·Vss	SEG0-47			-200	μA
(during DC output)	IOL5	Vol5=0.9·Vss		200			μA

6.4 Analog Circuit Characteristics and Current Consumption

Target for S1C60N08 (Normal operating mode)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, fosc1=32.768kHz, Ta=25°C, Cg=25pF, Vs1/VL1-VL3 are internal voltage, C1-C5=0.1μF

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VLI	Connect 1 M Ω load resistor between VDD and	Vll	1/2·VL2		1/2·VL2	V
		(without panel load)		- 0.1		×0.9	
	VL2	Connect 1 M Ω load resistor between VDD and	VL2	-2.30	-2.10	-1.90	V
		(without panel load)					
	VL3	Connect 1 M Ω load resistor between VDD and	VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.9	
BLD voltage *1	V _{B0}	BLC="0"		-2.35	-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V _{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"		-2.60	-2.45	-2.30	V
	V _{B6}	BLC="6"		-2.65	-2.50	-2.35	V
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tBS					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vof					10	mV
offset voltage							
Analog comparator	tamp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV					
Current consumption	IOP	During HALT With	out	·	1.0	2.0	μΑ
_		During operation *2 panel	l load		6.5	9.0	μΑ

^{*1} The relationships among V_{B0} - V_{B7} are V_{B0} > V_{B1} > V_{B2} >... V_{B5} > V_{B6} > V_{B7} .

Target for S1C60N08 (Heavy load protection mode)

Unless otherwise specified:

 $V_{DD}=0V,\ Vss=-3.0V,\ fosc\ i=32.768kHz,\ Ta=25^{\circ}C,\ Cg=25pF,\ Vs\ i/Vl\ i-Vl\ 3\ are\ internal\ voltage,\ Ci-Cs=0.1\mu F$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 M Ω load resistor between VDD	and VL1	1/2·VL2		1/2·VL2	V
		(without panel load)		- 0.1		×0.9	
	VL2	Connect 1 M Ω load resistor between VDD	and VL2	-2.30	-2.10	-1.90	V
		(without panel load)					
	VL3	Connect 1 M Ω load resistor between VDD	and VL3	3/2·VL2		3/2·VL2	V
		(without panel load)		- 0.1		×0.9	
BLD voltage *1	V _B 0	BLC="0"		-2.35	-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V _{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"		-2.60	-2.45	-2.30	V
	V _{B6}	BLC="6"		-2.65	-2.50	-2.35	V
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tBS					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vor					10	mV
offset voltage							
Analog comparator	tamp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV					
Current consumption	IOP	During HALT	Without		6.5	10	μΑ
		During operation *2	oanel load		11.5	20	μΑ

^{*1} The relationships among $V_{B0}-V_{B7}$ are $V_{B0}>V_{B1}>V_{B2}>...V_{B5}>V_{B6}>V_{B7}$.

^{*2} The BLD circuit, sub-BLD circuit and analog comparator are in the OFF status.

^{*2} The BLD circuit and sub-BLD circuit are in the ON status (HLMOD="1", BLS="0"). The analog comparator is in the OFF status.

Target for S1C60A08 (Normal operating mode)

Unless otherwise specified:

 $V_{DD} \! = \! 0V, \, V_{SS} \! = \! 3.0V, \, fosc_{1} \! = \! 32.768kHz, \, T_{a} \! = \! 25^{\circ}C, \, C_{G} \! = \! 25pF, \, V_{S1}/V_{L1} - V_{L3} \, are \, internal \, voltage, \, C_{1} \! - \! C_{5} \! = \! 0.1 \mu F$

Item	Symbol	Condition	, and the second	Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 $M\Omega$ load resistor between V_{DD}	and VL1	-1.15	-1.05	-0.95	V
		(without panel load)					
	VL2	Connect 1 M Ω load resistor between VDD a	and VL2	2.VL1		2·VL1	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 M Ω load resistor between VDD a	and VL3	3.VL1		3.VL1	V
		(without panel load)		- 0.1		×0.9	
BLD voltage *1	V _B 0	BLC="0"		-2.35	-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V_{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"		-2.60	-2.45	-2.30	V
	V _{B6}	BLC="6"		-2.65	-2.50	-2.35	V
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tbs					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vof					10	mV
offset voltage							
Analog comparator	tamp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV					
Current consumption	IOP	During HALT V	Vithout		1.1	2.0	μΑ
		During operation *2 p	anel load		7.5	10	μΑ
		During operation at 500kHz *2			115	150	μA

^{*1} The relationships among VB0–VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.

Target for S1C60A08 (Heavy load protection mode)

Unless otherwise specified:

 $V_{DD} \! = \! 0V, \, V_{SS} \! = \! 3.0V, \, fosc_{1} \! = \! 32.768kHz, \, T_{a} \! = \! 25^{\circ}C, \, C_{G} \! = \! 25pF, \, V_{S1}/V_{L1} \! - \! V_{L3} \, are \, internal \, voltage, \, C_{1} \! - \! C_{5} \! = \! 0.1 \mu F$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VL1	Connect 1 MΩ load resistor between VDD	and VL1	-1.15	-1.05	-0.95	V
		(without panel load)					
	VL2	Connect 1 MΩ load resistor between VDD	and VL2	2.VL1		2·VL1	V
		(without panel load)		- 0.1		×0.9	
	VL3	Connect 1 MΩ load resistor between VDD	and VL3	3.VL1		3.VL1	V
		(without panel load)		- 0.1		×0.9	
BLD voltage *1	V _B 0	BLC="0"		-2.35	-2.20	-2.05	V
	V _{B1}	BLC="1"		-2.40	-2.25	-2.10	V
	V _{B2}	BLC="2"		-2.45	-2.30	-2.15	V
	V _B 3	BLC="3"		-2.50	-2.35	-2.20	V
	V _{B4}	BLC="4"		-2.55	-2.40	-2.25	V
	V _{B5}	BLC="5"		-2.60	-2.45	-2.30	V
	V _{B6}	BLC="6"		-2.65	-2.50	-2.35	V
	V _B 7	BLC="7"		-2.70	-2.55	-2.40	V
BLD circuit response time	tв					100	μsec
Sub-BLD voltage	VBS			-2.55	-2.40	-2.25	V
Sub-BLD circuit response time	tBS					100	μsec
Analog comparator	VIP	Non-inverted input (AMPP)		Vss+0.3		VDD-0.9	V
input voltage	Vim	Inverted input (AMPM)					
Analog comparator	Vof					10	mV
offset voltage							
Analog comparator	tamp	VIP=-1.5V				3	msec
response time		VIM=VIP±15mV					
Current consumption	IOP	During HALT	Without		6.5	10	μА
		During operation *2	panel load		12.5	20	μA
		During operation at 500kHz *2			120	160	μA

^{*1} The relationships among VB0-VB7 are VB0>VB1>VB2>...VB5>VB6>VB7.

^{*2} The BLD circuit, sub-BLD circuit and analog comparator are in the OFF status.

^{*2} The BLD circuit and sub-BLD circuit are in the ON status (HLMOD="1", BLS="0"). The analog comparator is in the OFF status.

II-21

6.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

Target for S1C60N08 (OSC1 crystal oscillation circuit)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, Crystal: C-002R (CI=35kΩ), CG=25pF, CD=built-in, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-1.8			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-1.8			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	$\Delta f/\Delta V$	Vss=-1.8 to -3.5V			5	ppm
Frequency/IC deviation	$\Delta f/\Delta IC$		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	CG=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(V _{SS})			-3.5	V
Permitted leak resistance	Rleak	Between OSC1 and VDD	200			ΜΩ

Target for S1C60A08 (OSC1 crystal oscillation circuit)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, Crystal: C-002R (CI=35kΩ), CG=25pF, CD=built-in, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	tsta≤5sec (Vss)	-2.2			V
Oscillation stop voltage	Vstp	tstp≤10sec (Vss)	-2.2			V
Built-in capacitance (drain)	CD	Including the parasitic capacitance inside the chip		20		pF
Frequency/voltage deviation	$\Delta f/\Delta V$	Vss=-2.2 to -3.5V			5	ppm
Frequency/IC deviation	$\Delta f/\Delta IC$		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	CG=5 to 25pF	35	45		ppm
Harmonic oscillation start voltage	Vhho	(Vss)			-3.5	V
Permitted leak resistance	Rleak	Between OSC1 and VDD	200			ΜΩ

Target for S1C60A08 (OSC3 CR oscillation circuit)

Unless otherwise specified:

VDD=0V, VSS=-3.0V, RCR= $82k\Omega$, Ta= 25° C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency dispersion	fosc3		-30	480kHz	30	%
Oscillation start voltage	Vsta	(Vss)	-2.2			V
Oscillation start time	tsta	Vss=-2.2 to -3.5V			3	msec
Oscillation stop voltage	Vstp	(Vss)	-2.2			V

Target for S1C60A08 (OSC3 ceramic oscillation circuit)

Unless otherwise specified:

VDD=0V, Vss=-3.0V, Ceramic oscillator: 500kHz, Cgc=CDc=100pF, Ta=25°C


Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start voltage	Vsta	(Vss)	-2.2			V
Oscillation start time	tsta	Vss=-2.2 to -3.5V			5	msec
Oscillation stop voltage	Vstp	(Vss)	-2.2			V

CHAPTER 7 PACKAGE

7.1 Plastic Package


QFP5-100pin

(Unit: mm)



QFP15-100pin

(Unit: mm)




Note: The dimentions are subject to change without notice.

7.2 Ceramic Package for Test Samples

QFP5-100pin


(Unit: mm)



QFP15-100pin

(Unit: mm)

II-23




Note: The dimentions are subject to change without notice.

2.54Max

CHAPTER 8 PAD LAYOUT

8.1 Diagram of Pad Layout



Chip thickness: 400 μm Pad opening: 95 μm

8.2 Pad Coordinates

										(Uı	nit: µm)
No.	Pad name	Х	Υ	No.	Pad name	Х	Y	No.	Pad name	Х	Υ
1	AMPP	2,893	3,330	35	REST	-4,005	1,340	69	SEG30	1,751	-3,330
2	AMPM	2,638	3,330	36	OSC4	-4,005	733	70	SEG29	2,055	-3,330
3	K23	2,382	3,330	37	OSC3	-4,005	517	71	SEG28	2,359	-3,330
4	K22	2,127	3,330	38	Vs1	-4,005	300	72	SEG27	2,663	-3,330
5	K21	1,871	3,330	39	OSC2	-4,005	-576	73	SEG26	2,967	-3,330
6	K20	1,616	3,330	40	OSC1	-4,005	-793	74	SEG25	3,272	-3,330
7	K10	1,360	3,330	41	Vdd	-4,005	-958	75	SEG24	3,661	-3,330
8	K03	1,105	3,330	42	VL3	-4,005	-1,174	76	TEST	4,005	-3,049
9	K02	849	3,330	43	VL2	-4,005	-1,391	77	SEG23	4,005	-2,590
10	K01	594	3,330	44	V _{L1}	-4,005	-1,607	78	SEG22	4,005	-2,355
11	K00	339	3,330	45	CA	-4,005	-1,824	79	SEG21	4,005	-2,119
12	SIN	83	3,330	46	СВ	-4,005	-2,040	80	SEG20	4,005	-1,883
13	SOUT	-85	3,330	47	ERROUT	-4,005	-2,241	81	SEG19	4,005	-1,647
14	OTPRST	-260	3,330	48	COM3	-4,005	-2,429	82	SEG18	4,005	-1,411
15	SCLK	-438	3,330	49	COM2	-4,005	-2,645	83	SEG17	4,005	-1,175
16	P03	-683	3,330	50	COM1	-4,005	-2,862	84	SEG16	4,005	-939
17	P02	-863	3,330	51	COM0	-4,005	-3,088	85	SEG15	4,005	-703
18	P01	-1,064	3,330	52	SEG47	-3,420	-3,330	86	SEG14	4,005	-467
19	P00	-1,275	3,330	53	SEG46	-3,116	-3,330	87	SEG13	4,005	-231
20	SCL	-1,566	3,330	54	SEG45	-2,811	-3,330	88	SEG12	4,005	4
21	SDA	-1,821	3,330	55	SEG44	-2,507	-3,330	89	SEG11	4,005	240
22	P13	-2,126	3,330	56	SEG43	-2,203	-3,330	90	SEG10	4,005	476
23	P12	-2,405	3,330	57	SEG42	-1,899	-3,330	91	SEG9	4,005	712
24	P11	-2,685	3,330	58	SEG41	-1,595	-3,330	92	SEG8	4,005	948
25	P10	-2,978	3,330	59	SEG40	-1,290	-3,330	93	SEG7	4,005	1,184
26	R03	-3,686	3,330	60	SEG39	-986	-3,330	94	SEG6	4,005	1,420
27	R02	-4,005	3,090	61	SEG38	-682	-3,330	95	SEG5	4,005	1,656
28	R01	-4,005	2,787	62	SEG37	-378	-3,330	96	SEG4	4,005	1,892
29	R00	-4,005	2,657	63	SEG36	-74	-3,330	97	SEG3	4,005	2,128
30	R12	-4,005	2,527	64	SEG35	230	-3,330	98	SEG2	4,005	2,364
31	R11	-4,005	2,288	65	SEG34	534	-3,330	99	SEG1	4,005	2,600
32	R10	-4,005	2,064	66	SEG33	838	-3,330	100	SEG0	4,005	2,836
33	R13	-4,005	1,599	67	SEG32	1,142	-3,330				
34	Vss	-4,005	1,470	68	SEG31	1,446	-3,330				

EPSON International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

- HEADQUARTERS -

1960 E. Grand Avenue El Segundo, CA 90245, U.S.A.

Phone: +1-310-955-5300 Fax: +1-310-955-5400

- SALES OFFICES -

150 River Oaks Parkway San Jose, CA 95134, U.S.A.

Phone: +1-408-922-0200 Fax: +1-408-922-0238

Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A.

Phone: +1-815-455-7630 Fax: +1-815-455-7633

Northeast

301 Edgewater Place, Suite 120 Wakefield, MA 01880, U.S.A.

Phone: +1-781-246-3600 Fax: +1-781-246-5443

Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A.

Phone: +1-877-EEA-0020 Fax: +1-770-777-2637

EUROPE

EPSON EUROPE ELECTRONICS GmbH

- HEADQUARTERS -

Riesstrasse 15

80992 Munich, GERMANY

Phone: +49-(0)89-14005-0 Fax: +49-(0)89-14005-110

SALES OFFICE

Altstadtstrasse 176

51379 Leverkusen, GERMANY

Phone: +49-(0)2171-5045-0 Fax: +49-(0)2171-5045-10

UK BRANCH OFFICE

Unit 2.4, Doncastle House, Doncastle Road Bracknell, Berkshire RG12 8PE, ENGLAND

Phone: +44-(0)1344-381700 Fax: +44-(0)1344-381701

FRENCH BRANCH OFFICE

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-(0)1-64862350 Fax: +33-(0)1-64862355

BARCELONA BRANCH OFFICE

Barcelona Design Center

Edificio Prima Sant Cugat Avda. Alcalde Barrils num. 64-68 E-08190 Sant Cugat del Vallès, SPAIN

Phone: +34-93-544-2490 Fax: +34-93-544-2491

ASIA

EPSON (CHINA) CO., LTD.

28F, Beijing Silver Tower 2# North RD DongSanHuan

ChaoYang District, Beijing, CHINA

Phone: 64106655 Fax: 64107319

SHANGHAI BRANCH

4F, Bldg., 27, No. 69, Gui Jing Road Caohejing, Shanghai, CHINA

Phone: 21-6485-5552 Fax: 21-6485-0775

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, Hong Kong

Phone: +852-2585-4600 Fax: +852-2827-4346

Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

10F. No. 287, Nanking East Road, Sec. 3

Taipei

Phone: 02-2717-7360 Fax: 02-2712-9164

Telex: 24444 EPSONTB

HSINCHU OFFICE

13F-3, No. 295, Kuang-Fu Road, Sec. 2

HsinChu 300

Phone: 03-573-9900 Fax: 03-573-9169

EPSON SINGAPORE PTE., LTD.

No. 1 Temasek Avenue, #36-00 Millenia Tower, SINGAPORE 039192

Fax: +65-334-2716 Phone: +65-337-7911

SEIKO EPSON CORPORATION KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong

Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: 02-784-6027 Fax: 02-767-3677

SEIKO EPSON CORPORATION **ELECTRONIC DEVICES MARKETING DIVISION**

Electronic Device Marketing Department

IC Marketing & Engineering Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5816 Fax: +81-(0)42-587-5624

ED International Marketing Department Europe & U.S.A.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

Phone: +81-(0)42-587-5812 Fax: +81-(0)42-587-5564

ED International Marketing Department Asia

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-(0)42-587-5814 Fax: +81-(0)42-587-5110

S1C60N08/60R08 Technical Manual

SEIKO EPSON CORPORATION ELECTRONIC DEVICES MARKETING DIVISION

■ EPSON Electronic Devices Website

http://www.epson.co.jp/device/