

CMOS 4-BIT SINGLE CHIP MICROCOMPUTER S1C63406/408 Technical Manual S1C63406/408 Technical Hardware



SEIKO EPSON CORPORATION

Evaluation board/kit and Development tool important notice

- 1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purpose. It is not intended to meet the requirement of design for finished product.
- 2. This evaluation board/kit or development tool is intended for use by an electronics engineer, and it is not the product for consumer. The user should use this goods properly and safely. Seiko Epson dose not assume any responsibility and liability of any kind of damage and/or fire coursed by usage of it. User should cease to use it when any abnormal issue occurs even during proper and safe use.
- 3. The part used for this evaluation board/kit or development tool is changed without any notice.

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2012, All rights reserved.

Configuration of product number



CONTENTS

CHAPTER 1	O U	TLINE		1
	1.1	Features	1	
	1.2	Block Diagram		
	13	Pin Lavout Diagram	5	
	1.5	Pin Description	7	
	1.4	Fin Description		
	1.5	Mask Option	9	
CHAPTER 2	Por	wer Supply and Initial Reset		11
	2.1	Power Supply		
		2.1.1 Voltage <vd1> for internal circuits</vd1>	12	
		2.1.2 Voltage <vosc> for OSC1 oscillation circuit</vosc>		
		2.1.3 Voltage < VC1, VC2, VC4, VC5> for LCD driving	12	
	2.2	Initial Reset		
		2.2.1 Reset terminal (RESET)		
		2.2.2 Simultaneous low input to terminals K00–K03	14 14	
		2.2.5 Internal register at initial resetting		
		2.2.5 Terminal settings at initial resetting		
	2.3	Test Terminal (\overline{TEST})	15	
CHAPTER 3	СР	I ROM RAM		16
	2.1		16	10
	3.1	CPU		
	3.2	Code ROM	16	
	3.3	<i>RAM</i>	17	•
	3.4	Data ROM	17	,
CHAPTER 4	Per	RIPHERAL CIRCUITS AND OPERATION		18
	4.1	Memory Map	18	
	4.2	Watchdog Timer		
		4.2.1 Configuration of watchdog timer	23	
		4.2.2 Interrupt function	23	
		4.2.3 I/O memory of watchdog timer		
		4.2.4 Programming notes		
	4.3	Oscillation Circuit		
		4.3.1 Configuration of oscillation circuit		
		4.3.2 OSC1 oscillation circuit		
		4.3.3 OSC3 oscillation circuit		
		4.3.5 Clock frequency and instruction execution time		
		4.3.6 I/O memory of oscillation circuit		
		4.3.7 Programming notes	30	
	4.4	Input Ports (K00–K03)		
	-	4.4.1 Configuration of input ports		
		4.4.2 Mask option	31	
		4.4.3 Interrupt function	31	
		4.4.4 I/O memory of input ports	33	
		4.4.5 Programming notes	35	

4.5	Output Ports (R10–R13)	36
	4.5.1 Configuration of output ports	36
	4.5.2 Mask option	36
	4.5.3 DC output	37
	4.5.4 Special output	37
	4.5.5 I/O memory of output ports	39
	4.5.6 Programming notes	40
4.6	I/O Ports (P20–P23)	41
	4.6.1 Configuration of I/O ports	41
	4.6.2 Mask option	42
	4.6.3 I/O control registers and input/output mode	42
	4.6.4 Pull-up during input mode	42
	4.6.5 I/O memory of I/O ports	43
	4.6.6 Programming note	45
4.7	LCD Driver	46
	4.7.1 Configuration of LCD driver	46
	4.7.2 Power supply for LCD driving	46
	4.7.3 LCD display control (ON/OFF) and switching of duty	46
	4.7.4 Display memory	48
	4.7.5 LCD contrast adjustment	50
	4.7.6 I/O memory of LCD driver	51
	4.7.7 Programming notes	53
48	Clock Timer	54
7.0	4.8.1 Configuration of clock timer	54
	4.8.2 Data reading and hold function	54
	4.8.3 Interrupt function	55
	4.8.4 I/O memory of clock timer	56
	4.8.5 Programming notes	58
4.9	Stopwatch Timer	59
	4.9.1 Configuration of stopwatch timer	59
	4.9.2 Count-up pattern	59
	4.9.3 Interrupt function	60
	4.9.4 I/O memory of stopwatch timer	61
	4.9.5 Programming notes	62
4 10	Programmable Timer	63
1.10	4 10 1 Configuration of programmable timer	63
	4 10 2 Tow separate 8-bit timer (MODF16 - "0") operation	64
	4 10.2 1 Setting of initial value and counting down	64
	4.10.2.2 Counter mode	65
	4.10.2.3 Setting of input clock in timer mode	66
	4.10.2.4 Interrupt function	67
	4.10.2.5 Setting of TOUT output	67
	4.10.2.6 Transfer rate setting for serial interface	68
	4.10.3 One channel \times 16-bit timer (MODE16 = "1") operation	68
	4.10.3.1 Setting of initial value and counting down	68
	4.10.3.2 Counter mode	69
	4.10.3.3 Setting of input clock in timer mode	70
	4.10.3.4 Interrupt function	71
	4.10.3.5 Setting of TOUT output	71
	4.10.3.6 Transfer rate setting for serial interface	72
	4.10.4 I/O memory of programmable timer	73
	4.10.5 Programming notes	78

CONTENTS

	4.11	Serial Interface	
		4.11.1 Configuration of serial interface	79
		4.11.2 Mask option	80
		4.11.3 Transfer modes	80
		4.11.4 Clock source	
		4.11.5 Transmit-receive control	
		4.11.0 Operation of clock synchronous transfer	
		4.11.8 Interrupt function	
		4.11.9 I/O memory of serial interface	
		4.11.10 Programming notes	100
	4.12	SVD (Supply Voltage Detection) Circuit	
		4.12.1 Configuration of SVD circuit	101
		4.12.2 SVD operation	101
		4.12.3 I/O memory of SVD circuit	102
		4.12.4 Programming notes	102
	4.13	Heavy Load Protection Function	103
		4.13.1 Outline of heavy load protection function	103
		4.13.2 I/O memory of heavy load protection function	103
		4.13.3 Programming note	103
	4.14	Interrupt and HALT/SLEEP	
		4.14.1 Interrupt factor	106
		4.14.2 Interrupt mask	10/
		4.14.5 Interrupt vector	107
		4.14.5 Programming notes	
		0 0	
CHAPTER 5	Sum	IMARY OF NOTES	110
	5.1	Notes for Low Current Consumption	110
	5.2	Summary of Notes by Function	111
	5.3	Notes on Mounting	115
CHAPTER 6	BAS	IC EXTERNAL WIRING DIAGRAM	117
7	E		110
CHAPTER /			110
	/.1	Absolute Maximum Kating	
	7.2	Recommended Operating Conditions	
	7.3	DC Characteristics	
	7.4	Analog Circuit Characteristics and Power Current Consumption	
	7.5	Oscillation Characteristics	
	7.6	Serial Interface AC Characteristics	
	7.7	Timing Chart	127
CHAPTER 8	P AC.	KAGE	128
	8.1	Plastic Package	
	8.2	Ceramic Package for Test Samples	

CHAPTER 9	PAL	D LAYOUT	130
	9.1	Diagram of Pad Layout	130
	9.2	Pad Coordinates	132
APPENDIX	S5U	UIC63000P MANUAL (PERIPHERAL CIRCUIT BOARD FOR SIC63406/408)	134
	A.1	Names and Functions of Each Part	134
	A.2	Connecting to the Target System	137
	A.3	Usage Precautions	139
		A.3.1 Operational precautions	89
		A.3.2 Differences with the actual IC	89

CHAPTER 1 OUTLINE

The S1C63406/408 is a microcomputer which has a high-performance 4-bit CPU S1C63000 as the core CPU, code ROM, RAM, data ROM, serial interface, watchdog timer, programmable timer, time base counters (2 systems) and a dot-matrix LCD driver. Furthermore, the built-in reset circuit (with power-on reset function) can detect the power supply voltage to reset the S1C63406/408 when the power is turned on or an instantaneous power interruption occurs. The S1C63406/408 features high speed operation with a low operating voltage (1.3 V to 3.6 V) and low current consumption, this makes it suitable for applications working with batteries, such as portable MD and CD player systems. Table 1.1 lists the differences between the S1C63406 and S1C63408.

55		
Model	S1C63406	S1C63408
Code ROM size	$6,144$ words \times 13 bits	8,192 words × 13 bits
Data ROM size	$3,072$ words $\times 4$ bits	$4,096$ words $\times 4$ bits
RAM size	1,024 words \times 4 bits	1,024 words \times 4 bits
Display memory size	540 bits	1,020 bits
LCD driver	60 segments	60 segments
	8 or 9 commons	8, 9, 16 or 17 commons

Table 1.1 1	Differences between	the S1C63406	and S1C63408
-------------	---------------------	--------------	--------------

1.1 Features

OSC1 oscillation circuit	32.768 kHz (Typ.) c	rystal or 60 kHz	(Typ.) CR o	oscillatio	n circuit (*1)			
OSC3 oscillation circuit	4 MHz (Typ.) crys	tal, 3.58 MHz (T	yp.) ceram	ic				
	or 2 MHz (Typ.) C	R oscillation cire	cuit (*1)					
Instruction set	Basic instruction:	47 types (411 in	structions	with all	l)			
	Addressing mode:	: 8 types						
Instruction execution time	During operation	at 32.768 kHz: 6	1 µsec 12	2 µsec	183 µsec			
	During operation	at 60 kHz: 3	3 µsec 6	7 µsec	100 µsec			
	During operation	at 2 MHz:	1 µsec	2 µsec	3 µsec			
	During operation	at 3.58 MHz:0.5	6 µsec 1.1	2 µsec	1.68 µsec			
	During operation	at 4 MHz: 0.	5 µsec	1 µsec	1.5 µsec			
ROM capacity	Code ROM:	$6,144 \text{ words} \times 13$	3 bits (S1C	63406)				
		8,192 words × 13	3 bits (S1C	63408)				
	Data ROM:	3,072 words $\times 4$	bits (S1C	63406)				
		4,096 words \times 4	bits (S1C	63408)				
RAM capacity	Data memory:	1,024 words $\times4$	bits					
	Display memory: 540 bits (S1C63406)							
		(120 word	$ls \times 4$ bits -	+ 60 × 1	bit)			
		1,020 bits (S1C6	3408)					
		(240 word	$ls \times 4$ bits -	+ 60 × 1	bit)			
Input port	4 bits (Pull-up res	sistors may be s	upplement	ed *1)				
Output port	4 bits (It is possib	ole to switch the	2 bits to sp	pecial ou	itputs *2)			
I/O port	4 bits with Schmit	t trigger input						
	(Built-in pu	ıll-up resistors n	nay be disa	abled *2				
	It is possible	e to switch to ser	ial I/F inpu	its/outp	outs *2)			
Serial interface	1 port (8-bit clock	synchronous or	asynchron	ious sys	stem *2)			
LCD driver	$60 \text{ segments} \times 8 \text{ or}$	9 commons (S1	C63406 *2))				
	$60 \text{ segments} \times 8, 9$, 16 or 17 comm	ons (S1C63	8408 *2)				
Time base counter	2 systems (Clock t	imer, stopwatch	timer)					
Programmable timer	$8 \mbox{ bits} \times 2 \mbox{ ch. or } 16$	bits \times 1 ch., with	n event cou	inter fu	nction			
Watchdog timer Built-in								
Supply voltage detection (SVD) circuit 16 values, programmable (1.30 V to 2.80 V)								
Reset circuit	Built-in (1.8 V, 1.6	V or 1.4 V *1), w	ith power	-on rese	t function			

External interrupt	Input port interrupt:	4 systems	
Internal interrupt	Clock timer interrupt:	4 systems	
	Stopwatch timer interrupt:	2 systems	
	Programmable timer interrupt	: 2 systems	
	Serial interface interrupt:	3 systems	
Power supply voltage	1.3 V to 3.6 V		
	(Min. 1.4 V when 700 kHz (Ma	x.) OSC3 CR oscillato	r is used)
	(Min. 1.6 V when 2.2 MHz (Ma	x.) OSC3 CR oscillato	or is used)
	(Min. 1.8 V when 4.2 MHz (Ma	x.) OSC3 oscillator is	used)
Operating temperature range	-40°C to 85°C		
Current consumption	Low-power operation (*3):		
	During SLEEP		1.2 μA (Typ.)
	During HALT (32 kHz cryctal	loscillation)	
	3.6 V (LCD O)FF)	1.3 μA (Typ.)
	3.6 V (LCD O	N, VC1 standard)	3.0 μA (Typ.)
	3.6 V (LCD O	N, VC2 standard)	2.5 μA (Typ.)
	During operation (32 kHz cry	ctal oscillation)	
	3.6 V (LCD O)FF)	3.0 µA (Typ.)
	During HALT (60 kHz CR osc	cillation)	
	3.6 V (LCD O)FF)	3.5 µA (Typ.)
	3.6 V (LCD O	N, VC1 standard)	6.2 µA (Typ.)
	3.6 V (LCD O	N, VC2 standard)	4.6 µA (Typ.)
	During operation (60 kHz CR	oscillation)	
	3.6 V (LCD O	OFF)	7.0 µA (Typ.)
	High-speed operation:		
	During operation (500 kHz C	R oscillation)	
	3.6 V (LCD O	OFF)	90 µA (Typ.)
	During operation (1 MHz CR	oscillation)	
	3.6 V (LCD O	OFF)	200 µA (Typ.)
	During operation (2 MHz CR	oscillation)	
	3.6 V (LCD O	OFF)	350 µA (Typ.)
	During operation (3.58 MHz o	ceramic oscillation)	
	3.6 V (LCD OFF)		500 µA (Typ.)
	During operation (4 MHz cry	stal oscillation)	
	3.6 V (LCD C	OFF)	550 µA (Typ.)
Package	TQFP15-128pin (plastic) or chi	p (S1C63406)	
	QFP15-128pin (plastic) or chip	(S1C63408)	
	*1: Can be selected with mask option	*2: Can be selected	with software

*3: Current consumption when the reset circuit option is not selected (Reset circuit current will be added when the reset circuit option is selected.)

1.2 Block Diagram

S1C63406



Fig. 1.2.1 S1C63406 block diagram

CHAPTER 1: OUTLINE

S1C63408



Fig. 1.2.2 S1C63408 block diagram

4

S1C63406 (TQFP15-128pin)



N.C.: No Connection

Fig. 1.3.1 S1C63406 pin layout diagram

S1C63408 (QFP15-128pin)



N.C.: No Connection

Fig. 1.3.2 S1C63408 pin layout diagram

1.4 Pin Description

S1C63406

Pin name	Pin No.	In/Out	Function
VDD	55	-	Power (+) supply pin
Vss	62	_	Power (–) supply pin
VD1	56	_	Internal logic system regulated voltage output pin
Vosc	59	_	Oscillation system regulated voltage output pin
VC1, VC2, VC4, VC5	37, 36, 35, 34	_	LCD system power supply pins (1/4 bias)
CA-CF	28-33	-	LCD system boosting/reducing capacitor connecting pins
OSC1	61	Ι	Crystal or CR oscillation input pin (selected by mask option)
OSC2	60	0	Crystal or CR oscillation output pin (selected by mask option)
OSC3	58	Ι	Crystal, ceramic or CR oscillation input pin (selected by mask option)
OSC4	57	0	Crystal, ceramic or CR oscillation output pin (selected by mask option)
К00-К02	38–40	Ι	Input port pins
K03	43	Ι	Input port pin or EVIN signal input pin (selected by software)
R10, R11	44, 45	0	Output port pins
R12	46	0	Output port pin or TOUT signal output pin (selected by software)
R13	47	0	Output port pin or FOUT signal output pin (selected by software)
P20	48	I/O	I/O port pins or serial I/F data input pin (selected by software)
P21	49	I/O	I/O port pins or serial I/F data output pin (selected by software)
P22	50	I/O	I/O port pins or serial I/F clock input/output pin (selected by software)
P23	51	I/O	I/O port pins or serial I/F ready signal output pin (selected by software)
COM0–COM8	69–73, 77–79, 27	0	LCD common output pin
SEG0-SEG59	80-83, 86-105,	0	LCD segment output pin
	110–118, 121–128,		
	2-10, 14-18, 22-26		
RESET	63	Ι	Initial reset input pin
TEST	64	Ι	Testing input pin

Table 1.4.1 S1C63406 pin description

CHAPTER 1: OUTLINE

S1C63408

Pin name	Pin No.	In/Out	Function
VDD	53	-	Power (+) supply pin
Vss	60	-	Power (–) supply pin
VD1	54	-	Internal logic system regulated voltage output pin
Vosc	57	-	Oscillation system regulated voltage output pin
VC1, VC2, VC4, VC5	40, 39, 38, 37	-	LCD system power supply pins (1/4 bias)
CA–CF	27-30, 35, 36	-	LCD system boosting/reducing capacitor connecting pins
OSC1	59	Ι	Crystal or CR oscillation input pin (selected by mask option)
OSC2	58	0	Crystal or CR oscillation output pin (selected by mask option)
OSC3	56	Ι	Crystal, ceramic or CR oscillation input pin (selected by mask option)
OSC4	55	0	Crystal, ceramic or CR oscillation output pin (selected by mask option)
K00-K02	41-43	Ι	Input port pins
K03	44	Ι	Input port pin or EVIN signal input pin (selected by software)
R10, R11	45, 46	0	Output port pins
R12	47	0	Output port pin or TOUT signal output pin (selected by software)
R13	48	0	Output port pin or FOUT signal output pin (selected by software)
P20	49	I/O	I/O port pins or serial I/F data input pin (selected by software)
P21	50	I/O	I/O port pins or serial I/F data output pin (selected by software)
P22	51	I/O	I/O port pins or serial I/F clock input/output pin (selected by software)
P23	52	I/O	I/O port pins or serial I/F ready signal output pin (selected by software)
COM0-COM16	67-69, 71-75, 18-26	0	LCD common output pin
SEG0-SEG59	76–93, 95, 99,	0	LCD segment output pin
	101-126, 4-17		
RESET	61	Ι	Initial reset input pin
TEST	62	Ι	Testing input pin

Table 1.4.2 S1C63408 pin description

1.5 Mask Option

Mask options shown below are provided for the S1C63406/408. Several hardware specifications are prepared in each mask option, and one of them can be selected according to the application. The function option generator winfog, that has been prepared as the development software tool of S1C63406/408, is used for this selection. Mask pattern of the IC is finally generated based on the data created by the winfog. Refer to the "S5U1C63000A Manual" for the winfog.

<Mask Option List>

The following is the option list for the S1C63406/408.

Multiple selections are available in each option item as indicated in the option list. Using "4 Peripheral Circuits and Operation" as reference, select the spcifications that meet the target system and check the appropriate box. Be sure to record the spcifications for unused functions too, according to the instructions provied.

1. OSC1 SYSTEM CLOCK

□ 1. Crystal (32.768 kHz)

□ 2. CŘ (60 kHz)

2. OSC3 SYSTEM CLOCK

 \Box 1. CR

□ 2. Ceramic (3.58 MHz)

□ 3. Crystal (4 MHz)

3. RESET CIRCUIT

□ 1. Use (1.8 V)

- □ 2. Use (1.6 V)
- □ 3. Use (1.4 V)
- 4. Not Use

4. MULTIPLE KEY ENTRY RESET COMBINATION

□ 1. Not Use

□ 2. Use (K00, K01, K02, K03)

- □ 3. Use (K00, K01, K02)
- □ 4. Use (K00, K01)

5. MULTIPLE KEY ENTRY RESET TIME AUTHORIZE

□ 1. Not Use □ 2. Use

6. INPUT PORT PULL UP RESISTOR

- K00 \Box 1. With Resistor □ 2. Gate Direct • K01 \Box 1. With Resistor □ 2. Gate Direct • K02 \Box 1. With Resistor □ 2. Gate Direct
- K03 \Box 1. With Resistor □ 2. Gate Direct

7. OUTPUT PORT OUTPUT SPECIFICATION

- R10 □ 1. Complementary □ 2. Nch-OpenDrain
- □ 1. Complementary • R11
 - □ 2. Nch-OpenDrain □ 2. Nch-OpenDrain
- \Box 1. Complementary • R12 □ 1. Complementary • R13 □ 2. Nch-OpenDrain

8. I/O PORT OUTPUT SPECIFICATION

- P20 □ 1. Complementary □ 2. Nch-OpenDrain • P21
 - □ 1. Complementary □ 2. Nch-OpenDrain
- P22 □ 1. Complementary □ 2. Nch-OpenDrain 2. Nch-OpenDrain • P23
 - \Box 1. Complementary

<Outline of Mask Option>

(1) OSC1 oscillation circuit

Crystal or CR oscillation can be selected as the OSC1 oscillation circuit. Refer to Section 4.3.2, "OSC1 oscillation circuit", for details.

(2) OSC3 oscillation circuit

Crystal, ceramic or CR oscillation can be selected as the OSC3 oscillation circuit. Select item 3 when using a crystal oscillator or item 2 when using a ceramic oscillator. The frequencies in parentheses are recommended typical values. Refer to Section 4.3.3, "OSC3 oscillation circuit", for details.

(3) Internal reset circuit

This mask option selects whether the internal reset circuit is used or not. Select a minimum supply voltage according to the oscillation frequency when this circuit is used. Refer to Section 2.2.3, "Internal reset circuit", for details.

(4) External reset by simultaneous LOW input to the I/O port (K00-K03)

This function resets the IC when several keys are pressed simultaneously. The mask option is used to select whether this function is used or not. Further when the function is used, a combination of the input terminals (K00–K03), which are connected to the keys to be pressed simultaneously, can be selected. Refer to Section 2.2.2, "Simultaneous low input to terminals K00–K03", for details.

(5) Time authorize circuit for the simultaneous LOW input reset function

When using the external reset function (shown in 4 above), using the time authorize circuit or not can be selected by mask option. The reset function works only when the input time of simultaneous LOW is more than the rule time if the time authorize circuit is being used.

Refer to Section 2.2.2, "Simultaneous low input to terminals K00–K03", for details.

(6) Input port pull-up resistor

The mask option is used to select whether the pull-up resistor is supplemented to the input ports or not. It is possible to select for each bit of the input ports. Refer to Section 4.4.2, "Mask option", for details.

(7) Output specification of the output port

Either complementary output or N-channel open drain output can be selected as the output specification for the output ports. The selection is done in 1-bit units. Refer to Section 4.5.2, "Mask option", for details.

(8) Output specification of the I/O ports

For the output specification when the I/O ports are in the output mode, either complementary output or N-channel open drain output can be selected in 1-bit units. Refer to Section 4.6.2, "Mask option", for details.

CHAPTER 2 POWER SUPPLY AND INITIAL RESET

2.1 Power Supply

The S1C63406/408 operating power voltage is as follows:

OSC1 clock	OSC1 clock OSC3 clock		CPU operating voltage (VD1)
	Not use	1.3 V–3.6 V	1.1 V
Max. 80 kHz	Max. 700 kHz (CR)	1.4 V–3.6 V	1.1 V / 1.3 V
(crystal or CR)	Max. 2.2 MHz (CR)	1.6 V–3.6 V	1.1 V / 1.3 V / 1.5 V
	Max. 4.2 MHz (crystal, ceramic or CR)	1.8 V-3.6 V	1.1 V / 1.3 V / 1.5 V / 1.7 V

(When VC1 standard is selected)

The S1C63406/408 operates by applying a single power supply within the above range between VDD and Vss. The S1C63406/408 itself generates the voltage necessary for all the internal circuits by the built-in power supply circuits shown in Table 2.1.2.

10000 2.1.2 10000 supply cucuus	Table	2.1.2	Power	supply	circuits
---------------------------------	-------	-------	-------	--------	----------

Circuit	Power supply circuit	Output voltage
OSC1 oscillation circuit	Oscillation system voltage regulator	Vosc
OSC3 oscillation and internal circuits	Internal logic system voltage regulator	VD1
LCD driver	LCD system voltage circuit	Vc1, Vc2, Vc4, Vc5

Notes: • Do not drive external loads with the output voltage from the internal power supply circuits.

• See Chapter 7, "Electrical Characteristics", for voltage values and drive capability.



Fig. 2.1.1 Configuration of power supply

2.1.1 Voltage <VD1> for internal circuits

VD1 is the voltage for the OSC3 oscillation circuit and the internal logic circuits, and is generated by the internal logic system voltage regulator.

The S1C63406/408 is designed with twin clock specification; it has two types of oscillation circuits OSC1 and OSC3 built-in. Use OSC1 clock for normal operation, and switch it to OSC3 by the software when high-speed operation is necessary. When switching the clock, the operating voltage VD1 must be switched by the software to stabilize the operation of the oscillation circuit and internal circuits.

The internal logic system voltage regulator can output the following four types of VD1 voltage. It should be set at the value according to the oscillation circuit and oscillation frequency by the software.

VD1 = 1.1 V for low-power operation (when OSC3 oscillation is OFF)

VD1 = 1.3 V for high-speed operation (when Max. 700 kHz OSC3 CR oscillation is ON)

VD1 = 1.5 V for high-speed operation (when Max. 2.2 MHz OSC3 CR oscillation is ON)

VD1 = 1.7 V for high-speed operation (when Max. 4.2 MHz OSC3 crystal/ceramic/CR oscillation is ON)

Refer to Section 4.3, "Oscillation Circuit", for the VD1 switching procedure.

2.1.2 Voltage <Vosc> for OSC1 oscillation circuit

VOSC is the voltage for the OSC1 oscillation circuit and is generated by the oscillation system voltage regulator for stabilizing the oscillation.

2.1.3 Voltage <VC1, VC2, VC4, VC5> for LCD driving

VC1, VC2, VC4 and VC5 are the LCD drive voltages generated by the LCD system voltage circuit. These four output voltages can only be supplied to the externally expanded LCD driver.

The LCD system voltage circuit generates VC1 or VC2 with the voltage regulator built-in, and generates three other voltages by boosting or reducing the voltage of VC1 or VC2. Table 2.1.3.1 shows the VC1, VC2, VC4 and VC5 voltage values and boost/reduce status.

	0	
LCD drive voltage	VDD = 1.3-3.6 V	VDD = 2.5-3.6 V
Vc1 (0.975-1.2 V)	VC1 (standard)	$1/2 \times VC_2$
Vc2 (1.950-2.4 V)	$2 \times Vc_1$	Vc2 (standard)
Vc4 (2.925-3.6 V)	$3 \times Vc1$	$3/2 \times V_{C2}$
Vc5 (3.900-4.8 V)	$4 \times V_{C1}$	$2 \times V_{C2}$

Table 2.1.3.1 LCD drive voltage when generated internally

Note: The LCD drive voltage can be adjusted by the software (see Section 4.7.5). Values in the above table are typical values.

Either the VC1 or VC2 used for the standard is selected according to the supply voltage by the software. The VC2 standard improves the display quality and reduces current consumption, however, the power supply voltage VDD must be 2.5 V or more.

Refer to Section 4.7, "LCD Driver", for control of the LCD drive voltage.

2.2 Initial Reset

To initialize the S1C63406/408 circuits, initial reset must be executed. There are three ways of doing this.

- (1) External initial reset by the RESET terminal
- (2) External initial reset by simultaneous low input to terminals K00-K03 (mask option)
- (3) Internal initial reset by the reset circuit (mask option)

When the power is turned on, be sure to initialize using the reset function. Figure 2.2.1 shows the configuration of the initial reset circuit.



Fig. 2.2.1 Configuration of initial reset circuit

2.2.1 Reset terminal (RESET)

Initial reset can be executed externally by setting the reset terminal to a low level (Vss). After that the initial reset is released by setting the reset terminal to a high level (VDD) and the CPU starts operation. The reset input signal is maintained by the RS latch and becomes the internal initial reset signal. The RS latch is designed to be released by a 16 Hz signal (high) that is divided by the OSC1 clock. Therefore in normal operation, a maximum of 1024/fosc1 seconds (32 msec when fosc1 is 32.768 kHz) is needed until the internal initial reset is released after the reset terminal goes to high level. Be sure to maintain a reset input of 0.1 msec or more.

However, when turning the power on, the reset terminal should be set at a low level as in the timing shown in Figure 2.2.1.1.



The reset terminal should be set to 0.1 • VDD or less (low level) until the supply voltage becomes 1.3 V or more.

After that, a level of 0.5 • VDD or less should be maintained more than 2.0 msec.

2.2.2 Simultaneous low input to terminals K00-K03

Another way of executing initial reset externally is to input a low signal simultaneously to the input ports (K00-K03) selected with the mask option.

Since this initial reset passes through the noise reject circuit, maintain the specified input terminals at low level for at least 1.5 msec (when the oscillation frequency fosc1 is 32.768 kHz) during normal operation. The noise reject circuit does not operate immediately after turning the power on until the oscillation circuit starts oscillating. Therefore, maintain the specified input terminals at low level for at least 1.5 msec (when the oscillation frequency fosc1 is 32.768 kHz) after starts of the specified input terminals at low level for at least 1.5 msec (when the oscillation frequency fosc1 is 32.768 kHz) after oscillation starts.

Table 2.2.2.1 shows the combinations of input ports (K00–K03) that can be selected with the mask option.

Table 2.2.2.1 Combinations of input ports

1	Not use
2	K00*K01*K02*K03
3	K00*K01*K02
4	K00*K01

When, for instance, mask option 2 (K00*K01*K02*K03) is selected, initial reset is executed when the signals input to the four ports K00–K03 are all low at the same time. When 3 or 4 is selected, the initial reset is done when a key entry including a combination of selected ports is made.

Further, the time authorize circuit can be selected with the mask option. The time authorize circuit checks the input time of the simultaneous low input and performs initial reset if that time is the defined time (1 to 2 sec) or more. If using this function, make sure that the specified port terminals do not go low at the same time during ordinary operation.

2.2.3 Internal reset circuit

The S1C63406/408 has a built-in reset circuit that can be configured by mask option. This reset circuit provides a system reset function when the power is instantaneously interrupted or drops as well as a power-on reset function that is useful when the power is turned on.

1	Use 1.8 V
2	Use 1.6 V
3	Use 1.4 V
4	Not use

When "Use" is selected by mask option, the reset circuit outputs a reset signal after turning the power on until the voltage level on the VDD terminal reaches the reset-release level. It also outputs a reset signal when the power downs below the reset level. Refer to Chapter 7, "Electrical Characteristics", for detailed reset timing chart. The reset signal is maintained by the RS latch and becomes the internal

initial reset signal. The RS latch is designed to be released by a 16 Hz signal (high) that is divided by the OSC1 clock. Therefore in normal operation, a maximum of 1024/fosc1 seconds (32 msec when fosc1 = 32.768 kHz) is needed until the internal initial reset is released after the reset signal goes to high level.



A voltage level (1.8, 1.6 or 1.4 V) must be selected according to the minimum operating voltage (see Table 2.1.1) when this circuit is used. This selection presets the reset-release level (Level A) and reset level (Level B) to the reset circuit. There is a 40 mV (Typ.) of hysteresis between Levels A and B. See Chapter 7, "Electrical Characteristics", for the preset levels.

Note that the power-on reset circuit increases current consumption. In particular, current consumption in reset status will be greatly increased. See Chapter 7, "Electrical Characteristics", for details.

- When the "Not Use" option is selected, this circuit does not output a reset signal at power on and down.
- Notes: When using the reset circuit, be sure to connect a capacitor (0.01 μF is recommended) to the reset terminal in order to operate it properly. In this case, to avoid a large current flow in the circuit, do not fix the reset terminal at high level.
 - When the internal reset circuit is used, it is not necessary to perform initial resetting using the reset terminal.

2.2.4 Internal register at initial resetting

Initial reset initializes the CPU as shown in Table 2.2.4.1.

The registers and flags which are not initialized by initial reset should be initialized in the program if necessary.

In particular, the stack pointers SP1 and SP2 must be set as a pair because all the interrupts including NMI are masked after initial reset until both the SP1 and SP2 stack pointers are set with software.

When data is written to the EXT register, the E flag is set and the following instruction will be executed in the extended addressing mode. If an instruction which does not permit extended operation is used as the following instruction, the operation is not guaranteed. Therefore, do not write data to the EXT register for initialization only.

Refer to the "S1C63000 Core CPU Manual" for extended addressing and usable instructions.

CPU core									
Name	Symbol	Number of bits	Setting value						
Data register A	A	4	Undefined						
Data register B	В	4	Undefined						
Extension register EXT	EXT	8	Undefined						
Index register X	X	16	Undefined						
Index register Y	Y	16	Undefined						
Program counter	PC	16	0110H						
Stack pointer SP1	SP1	8	Undefined						
Stack pointer SP2	SP2	8	Undefined						
Zero flag	Z	1	Undefined						
Carry flag	C	1	Undefined						
Interrupt flag	I	1	0						
Extension flag	E	1	0						
Queue register	Q	16	Undefined						

Table 2.2.4.1 Initial values

Peripheral circuits								
Name	Number of bits	Setting value						
RAM	4	Undefined						
Display memory	4	Undefined						
Other pheripheral circuits	-	*						

* See Section 4.1, "Memory Map".

2.2.5 Terminal settings at initial resetting

The output port (R) terminals and I/O port (P) terminals are shared with special output terminals and input/output terminals of the serial interface. These functions are selected by the software. At initial reset, these terminals are set to the general purpose output port terminals and I/O port terminals. Set them according to the system in the initial routine. In addition, take care of the initial status of output terminals when designing a system.

Table 2.2.5.1 shows the list of the shared terminal settings.

Terminal	Terminal status	Specia	l output	Serial I/F			
name	at initial reset	TOUT	FOUT	Master	Slave	Async.	
R10	R10 (High level output)						
R11	R11 (High level output)						
R12	R12 (High level output)	TOUT					
R13	R13 (High level output)		FOUT				
P20	P20 (Input mode & Pulled-up)			SIN(I)	SIN(I)	SIN(I)	
P21	P21 (Input mode & Pulled-up)			SOUT(O)	SOUT(O)	SOUT(O	
P22	P22 (Input mode & Pulled-up)			SCLK(O)	SCLK(I)		
P23	P23 (Input mode & Pulled-up)				SRDY(O)		

Table 2.2.5.1 List of shared terminal settings

For setting procedure of the functions, see explanations for each of the peripheral circuits.

2.3 Test Terminal (TEST)

This is the terminal used for the factory inspection of the IC. During normal operation, connect the $\overline{\text{TEST}}$ terminal to VDD.

CHAPTER 3 CPU, ROM, RAM

3.1 CPU

The S1C63406/408 has a 4-bit core CPU S1C63000 built-in as its CPU part. Refer to the "S1C63000 Core CPU Manual" for the S1C63000. The S1C63406/408 supports the SLEEP function.

3.2 Code ROM

The built-in code ROM is a mask ROM for loading programs. The S1C63406 has a built-in 6,144 steps \times 13 bits of code ROM. The S1C63408 has a built-in 8,192 steps \times 13 bits of code ROM.

The core CPU can linearly access the program space up to step FFFFH from step 0000H, however, the program areas of the S1C63406 and S1C63408 are step 0000H to step 17FFH and step 0000H to step 1FFFH, respectively. The program start address after initial reset is assigned to step 0110H. The non-maskable interrupt (NMI) vector and hardware interrupt vectors are allocated to step 0100H and steps 0102H–010AH, respectively.

S1C63406



Fig. 3.2.1 Configuration of code ROM

3.3 RAM

The RAM is a data memory for storing various kinds of data, and has a capacity of 1,024 words \times 4 bits. The RAM area is assigned to addresses 0000H to 03FFH on the data memory map. Addresses 0100H to 01FFH are 4-bit/16-bit data accessible areas and in other areas it is only possible to access 4-bit data. When programming, keep the following points in mind.

- (1) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (2) The S1C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).

16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the S1C63406/408 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access.

After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

(3) Subroutine calls use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1). Interrupts use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1) and 1 word (for F register evacuation) in the stack area for 4-bit data.



Fig. 3.3.1 Configuration of data RAM

3.4 Data ROM

The data ROM is a mask ROM for loading various static data such as a character generator, and the data can be read using the same data memory access instructions as the RAM.

The S1C63406 has a built-in 3,072 words \times 4 bits of data ROM and it is assigned to addresses 8000H to 8BFFH on the data memory map.

The S1C63408 has a built-in 4,096 words \times 4 bits of data ROM and it is assigned to addresses 8000H to 8FFFH on the data memory map.

CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

The peripheral circuits of S1C63406/408 (timer, I/O, etc.) are interfaced with the CPU in the memory mapped I/O method. Thus, all the peripheral circuits can be controlled by accessing the I/O memory on the memory map using the memory operation instructions. The following sections explain the detailed operation of each peripheral circuit.

4.1 Memory Map

The S1C63406 data memory consists of 1,024-word RAM, 3,072-word data ROM, 540-bit display memory and 50-word peripheral I/O memory.

The S1C63408 data memory consists of 1,024-word RAM, 4,096-word data ROM, 1,020-bit display memory and 50-word peripheral I/O memory.

Figure 4.1.1 shows the overall memory map of the S1C63406/408, and Tables 4.1.1(a)–(d) the peripheral circuits' (I/O space) memory maps.



Fig. 4.1.1 Memory map

Note: Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the display memory area and the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to Section 4.7.4, "Display memory", for the display memory, and the I/O memory maps shown in Tables 4.1.1 (a)–(d) for the peripheral I/O area.

Addroso	Register		_					Commont	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	СІ КСНО	0900	VDC1	VDC0	CLKCHG	0	OSC3	OSC1	CPU clock switch
FF00H		0000	1001	1000	OSCC	0	On	Off	OSC3 oscillation On/Off
		B/	w		VDC1	0			$\begin{tabular}{c} CPU operating [VDC1, 0] 0 1 2 3 \end{tabular}$
					VDC0	0			voltage switch VD1 (V) 1.1 1.3 1.5 1.7
	SVDS3	SVDS2	SVDS1	SVDS0	SVDS3	0			$\begin{bmatrix} SVD \text{ criteria voltage setting} \\ \begin{bmatrix} SVDS3-0 \end{bmatrix} 0 1 2 3 4 5 6 7 \end{bmatrix}$
FF04H					SVDS2	0			$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
		R/	w		SVDS1	0			[SVDS3-0] 8 9 10 11 12 13 14 15
					SVDS0	0			\square Voltage(V) 2.10 2.20 2.30 2.40 2.50 2.60 2.70 2.80
	0	0	SVDDT	SVDON	0*3	- *2 *2			Unused
FF05H					SVDDT	0	Low	Normal	SVD evaluation data
		R		R/W	SVDON	0	On	Off	SVD circuit On/Off
					FOUTE	0	Enable	Disable	FOUT enable
FEAGU	FOUTE	FOFQ2	FOFQ1	FOFQ0	FOFQ2	0			\neg FOUT [FOFQ2-0] 0 1 2 3
FF06H					FOFQ1	0			$\begin{bmatrix} \text{Frequency} & \text{Frequency} & \text{Frequency} \\ \text{FOFO2-0} & 4 & 5 & 6 & 7 \end{bmatrix}$
		K/	vv		FOFQ0	0			selection Frequency fosc1/4 fosc1 fosc3/2 fosc3
		0	WDEN	WDDet	HLMOD	0	On	Off	Heavy load protection
FF07H	TILIVIOD	0	WDLIN	WDRST	0 *3	- *2			Unused
	R/W	в	R/W	w	WDEN	1	Enable	Disable	Watchdog timer enable
					WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)
	К03	K02	K01	коо	K03	_ *2	High	Low	
FF42H					K02	- *2 *2	High	LOW	K00–K03 input port data
		F	F		KOO	- *2 *2	High High	Low	
					0 *3	_ *2	Tilgit	LOW	Linused
	0	0	K0NR1	K0NR0	0 *3	_ *2			Unused
FF43H				K0NR1	0			\neg K0 interrupt [K0NP1 0] 0 1 2 3	
	R R/		W	K0NR0	0			noise rejector $\frac{[RONR1, 0]}{NR}$ Off 0.5ms 2.0ms 7.8ms	
					R13	1	High	Low	R13 output port data (FOUTE=0)
	R13	R12	R11	R10					Fix at "1" when FOUT is used (FOUTE=1)
EE46U					R12	1	High	Low	R12 output port data (PTOUT=0)
									Fix at "1" when TOUT is used (PTOUT=1)
	R/W				R11	1	High	Low	R11 output port data
					R10	1	High	Low	R10 output port data
					IOC23	0	Output	Input	P23 I/O control register
	IOC23	IOC22	IOC21	IOC20			.		General-purpose register when SIF (clock sync. slave) is selected
					10C22	0	Output	Input	P22 I/O control register
FF48H					10001	0	Output	Input	General-purpose register when SIF (clock sync.) is selected
					10021	0	Output	input	General-purpose register when SIE is selected
		R/	W		10020	0	Output	Input	P20 I/O control register (ESIE=0)
						Ũ	ouiput	mpar	General-purpose register when SIF is selected
					PPL23	1	On	Off	P23 pull-up control register
									General-purpose register when SIF (clock sync. slave) is selected
	PPL23	PPL22	PPL21	PPL20	PPL22	1	On	Off	P22 pull-up control register
									General-purpose register when SIF (clock sync. master) is selected
FF49H									SCLK (I) pull-up control register
									when SIF (clock sync. slave) is selected
					PPL21	1	On	Off	P21 pull-up control register (ESIF=0)
		R/	W					<i></i>	General-purpose register when SIF is selected
					PPL20	1	On	Off	P20 pull-up control register (ESIF=0)
					Poo	_ *2	Hiab	1.004	P23 I/O port data
	P23	P22	P21	P20	123		riigii	LUW	General-nurnose register when SIF (clock sync, slave) is selected
	(XSRDY)	(XSCLK)	(SOUT)	(SIN)	P22	_ *2	Hiah	Low	P22 I/O port data
	. '	. /	ľ ,						General-purpose register when SIF (clock sync.) is selected
FF4AH			•		P21	_ *2	High	Low	P21 I/O port data (ESIF=0)
			M						General-purpose register when SIF is selected
		H/	V V		P20	_ *2	High	Low	P20 I/O port data (ESIF=0)
									General-purpose register when SIF is selected

Table 4.1.1 (a) I/O memory map (FF00H–FF4AH)

Remarks

*1 Initial value at initial reset *2 Not set in the circuit *3 Constantly "0" when being read

Register							Commont		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	01//00	011/00	01/(04	011/00	SIK03	0	Enable	Disable	7
FEEALL	SIKU3	5IK02	SIKUT	SIKUU	SIK02	0	Enable	Disable	K00 K02 interrupt calcution register
ггэ4п		D/			SIK01	0	Enable	Disable	K00-K03 Interrupt selection register
		H/	vv		SIK00	0	Enable	Disable	
	KCD02	KCD00	KCD01	KCD00	KCP03	1	7	ſ	
EESSU	KCP03	KCP02	KCPUT	KCP00	KCP02	1	7	ſ	K00_K03 input comparison register
FF3511		D/			KCP01	1	7	ſ	Koo-Koo mpar comparison register
			vv		KCP00	1	_		_
			VCCHG	IPWR	LDUTY1	0			$\begin{bmatrix} LCD drive & [LDUTY1, 0] & 0 & 1 & 2 * & 3 * \\ \hline & & & & & & & \\ \hline & & & & & & & & \\ \hline & & & &$
FF60H					LDUTY0	0			duty switch Duty 1/9 1/8 1/17 1/16 (* \$1C63408 only)
		B/	w		VCCHG	0	Vc2	VC1	LCD regulated voltage switch
					LPWR	0	On	Off	LCD power On/Off
					EXLCDC	0	1	0	General-purpose register
	EXLCDC	ALOFF	ALON	LPAGE	ALOFF	1	All Off	Normal	LCD all OFF control
FF61H					ALON	0	All On	Normal	LCD all ON control
					LPAGE	0	F100-F177	F000-F077	Display memory area (when 1/8 duty is selected in S1C63408)
		R/	W						General-purpose register for S1C63406 or when 1/17, 1/16 or
					1.00				1/9 duty is selected in S1C63408
	LC3	LC2	LC1	LC0	LC3	- *2			LCD contrast adjustment
FF62H					LC2	- *2			[LC3-0] 0 - 15
		R/	W		LC1	- *2			Contrast Light – Dark
					LCU	- *2			
	0	SMD1	SMD0	ESIF	0 *3	_ *2			Unused [SMD1, 0] 0 1 Mode Clk-sync master Clk-sync slave
FF70H					SMD1	0			[SMD1,0] 2 3
	R	R R/W			SMD0	0	015		☐ mode selection Mode Async. 7-bit Async. 8-bit
					ESIF	0	SIF	I/O Dia akta	Serial I/F enable (P2x port function selection)
	EPR	PMD	SCS1	SCS0	EPR	0	Enable	Disable	Parity enable register
FF71H				PINID	0	Odd	Even		
	R/W				8081	0			$\begin{array}{c c} Clock source & [SCS1, 0] & 0 & 1 & 2 & 3 \\ \hline coloring & Mode & 1200 hps & 600 hps & 2400 hps & PT \\ \hline \end{array}$
					DVTDC	0	Bun	Stop	Seriel I/E receive status (reading)
	BYTRG	RYEN	TYTRG	TYEN	TIXTITO .	U	Trigger		Serial I/F receive trigger (writing)
	1 XIIIG	IIALIN	ixino	INEN	BXEN	0	Enable	Disable	Serial I/F receive enable
FF72H					TXTRG	0	Bun	Ston	Serial I/F transmit status (reading)
		B/	w		i xina	Ū	Trigger	_	Serial I/F transmit trigger (writing)
			••		TXEN	0	Enable	Disable	Serial I/F transmit enable
					0 *3	_ *2			Unused
	0	FER	PER	OER	FER	0	Error	No error	Framing error flag status (reading)
	Ŭ	1 611	1 - 11				Reset	-	Framing error flag reset (writing)
FF73H					PER	0	Error	No error	Parity error flag status (reading)
							Reset	-	Parity error flag reset (writing)
	R		R/W		OER	0	Error	No error	Overrun error flag status (reading)
							Reset	-	Overrun error flag reset (writing)
	TEVDO	трупо			TRXD3	_ *2	High	Low	<u> </u>
FE7/H		INAUZ			TRXD2	_ *2	High	Low	Seriel I/E transmit/receive data (low order 4 hits)
117411		D/	w		TRXD1	_ *2	High	Low	Schai Mr transmit/receive data (low-order 4 bits)
		11/	vv		TRXD0	_ *2	High	Low	LSB
	TRXD7	TRXD6	TRXD5	TRXD4	TRXD7	_ *2	High	Low	MSB
EE75H	110,07	110,000	110,000	110,01	TRXD6	- *2	High	Low	Serial I/E transmit/receive data (high-order 4 hits)
117011		B/	w		TRXD5	- *2	High	Low	
					TRXD4	- *2	High	Low	
	0	0	TMRST	TMRUN	0 *3	_ *2			Unused
FF78H		-			0 *3	_ *2			Unused
_	F	3	w	R/W	IMRS1*3	Reset	Reset	Invalid	Clock timer reset (writing)
	· · · ·					0	Kun	Stop	Clock timer Run/Stop
	ТМЗ	TM2	TM1	TM0	IM3	0			Clock timer data (16 Hz)
FF79H						U			Clock timer data (32 Hz)
		F	3			U			Clock timer data (04 HZ)
						U			Clock timer data (128 HZ)
	TM7	TM6	TM5	TM4		U			Clock timer data (1 HZ)
FF7AH	l					0			Clock timer data (2 HZ)
	R				TM4	n			Clock timer data (8 Hz)

Table 4.1.1 (b) I/O memory map (FF54H–FF7AH)

A	Register								0		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	0	0	SWRST	SWRUN	0 *3	- *2			Unused		
FF7CH		v	ownor	owner	0 *3	_ *2			Unused		
	F	3	w	R/W	SWRST*3	Reset	Reset	Invalid	Stopwatch timer reset (writing)		
	-	-			SWRUN	0	Run	Stop	Stopwatch timer Run/Stop		
	SWD3	SWD2	SWD1	SWD0	SWD3	0					
FF7DH					SWD2	0			Stopwatch timer data		
		F	F		SWDO	0			BCD (1/100 sec)		
					SWD0	0					
	SWD7	SWD6	SWD5	SWD4	SWD6	0			Stopwatch timer data		
FF7EH					SWD5	0			BCD (1/10 sec)		
		F	R			0					
					MODE16	0	16-bit $ imes$ 1	8-bit \times 2	8-bit \times 2 or 16-bit \times 1 timer mode selection		
FFOOL	MODE16	EVCNT	FCSEL	PLPOL	EVCNT	0	Event ct.	Timer	Timer 0 counter mode selection		
FFC0H		_			FCSEL	0	With NR	No NR	Timer 0 function selection (for event counter mode)		
		R/	W		PLPOL	0	ſ	Ţ	Timer 0 pulse polarity selection (for event counter mode)		
				CKSELO	CHSEL	0	Timer1	Timer0	TOUT output channel selection		
FFC1H	UNDEL	FIOUI	CROLLI	GROLLU	PTOUT	0	On	Off	TOUT output control		
		B	w		CKSEL1	0	OSC3	OSC1	Prescaler 1 source clock selection		
		H/W				0	OSC3	OSC1	Prescaler 0 source clock selection		
	PTPS01	PTPS00	PTRST0	PTRUN0	PTPS01	0			$\begin{bmatrix} Prescaler 0 \\ division ratio \\ \hline Division ratio \\ \hline 1/1 \\ \hline 1/4 \\ \hline 1/22 \\ \hline 1/256 \\ \hline 1/1 \\ \hline 1/4 \\ \hline 1/22 \\ \hline 1/256 \\ \hline $		
FFC2H					PTPS00	0	Deast	Involid	Selection Division ratio 1/1 1/4 1/32 1/230		
	R/	W	w	R/W		- **2	Reset	Stop	Timer 0 Pup (Stor		
					PTPS11	0	nun	Stop	$\Box \operatorname{Prescaler} 1 \qquad [\operatorname{PTDS} 11 \ 10] \qquad 0 \qquad 1 \qquad 2 \qquad 3$		
FFC3H	PTPS11	PTPS10	PTRST1	PTRUN1	PTPS10	0			$\begin{array}{c} 111311, 10 \\ \hline 101311, 10 \\ \hline 101311, 10 \\ \hline 101311, 10 \\ \hline 101311, 10 \\ \hline 111311, 1011, $		
					PTRST1*3	_ *2	Reset	Invalid	Timer 1 reset (reload)		
	R/W W		W	R/W	PTRUN1	0	Run	Stop	Timer 1 Run/Stop		
FFC4H					RLD03	0			☐ MSB		
	RLD03 RLD02		RLD01	RLD00	RLD02	0			Programmable timer () relead date (low order 4 bite)		
	R/W			RLD01	0			riogrammable timer o reload data (low-older 4 bits)			
		11/		1	RLD00	0					
	BI D07	BI D06	BI D05	BI D04	RLD07	0			MSB		
FFC5H					RLD06	0			Programmable timer 0 reload data (high-order 4 bits)		
		R	w		RLD05	0			LSD		
					RI D13	0					
	RLD13 RLD12 RLD11		RLD11	RLD10	BLD12	0					
FFC6H					RLD11	0			Programmable timer 1 reload data (low-order 4 bits)		
		R	W		RLD10	0			LSB		
				RLD17	0						
FF0711	RLD17	RLD16	RLD15	RLD14	RLD16	0			Decomposition of the second data (high and and hits)		
		Б	~~		RLD15	0			riogrammable timer i reload data (mgn-order 4 bits)		
		n/	vv	1	RLD14	0			LSB		
	PTD03	PTD02	PTD01	PTD00	PTD03	0			MSB		
FFC8H	1 1 2 0 0	1 1002	1 1001	1 1000	PTD02	0			Programmable timer 0 data (low-order 4 bits)		
		I	R		PID01	0					
					PTD00	0					
	PTD07	PTD06	PTD05	PTD04	PTD06	0					
FFC9H					PTD05	0			Programmable timer 0 data (high-order 4 bits)		
		F	7		PTD04	0			LSB		
					PTD13	0			- MSB		
FFO	PTD13	PTD12	PTD11	PTD10	PTD12	0					
FFCAH			ר	•	PTD11	0			riograinmable timer 1 data (low-order 4 bits)		
		ł	ר י	1	PTD10	0			LSB		
	PTD17	PTD16	PTD15		PTD17	0			MSB		
FFCBH		1 1010			PTD16	0			Programmable timer 1 data (high-order 4 bits)		
		F	7		PTD15	0					
	К				PID14	U			LSB		

Table 4.1.1 (c) I/O memory map (FF7CH-FFCBH)

		Bea	ictor					- 1	
Address	50	ney D2		DO	Namo	Init *1	1	0	Comment
FFE2H	03	02		00	GPB23	0	1	0	General-nurnose register
	GPR23	GPR22	EIPT1	EIPT0	GPB22	0	1	ő	General-purpose register
					FIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1)
		R/	W		FIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0)
					GPB33	0	1	0	General-nurnose register
	GPR33	EISER	EISTR	EISRC	FISER	0	, Enable	Mask	Interrupt mask register (Serial I/E error)
FFE3H					FISTR	0	Enable	Mask	Interrupt mask register (Serial I/F transmit completion)
		R/	W		FISBC	0	Enable	Mask	Interrupt mask register (Serial I/F receive completion)
					EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
	EIT3	EIT2	EIT1	EIT0	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
FFE6H		1 1				0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
	R/W				EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 32 Hz)
					GPR73	0	1	0	General-purpose register
	GPR73	GPR73 GPR72	EISW1	EISW10	GPR72	0	1	0	General-purpose register
FFE7H					EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
		R/	W		EISW10	0	Enable	Mask	Interrupt mask register (Stopwatch timer 10 Hz)
	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (K03)
					EIK02	0	Enable	Mask	Interrupt mask register (K02)
FFEBH					EIK01	0	Enable	Mask	Interrupt mask register (K01)
	R/W				EIK00	0	Enable	Mask	Interrupt mask register (K00)
			0 IPT1	IPT0	0 *3	_ *2	(R)	(R)	Unused
	0	0			0 *3	- *2	Yes	No	Unused
FFF2H					IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
	R F			W	IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)
		ISER	ISTR	ISRC	0 *3	_ *2	(R)	(R)	Unused
FFFOL	0				ISER	0	Yes	No	Interrupt factor flag (Serial I/F error)
гггзн	_		DAV		ISTR	0	(W)	(W)	Interrupt factor flag (Serial I/F transmit completion)
	R		R/W		ISRC	0	Reset	Invalid	Interrupt factor flag (Serial I/F receive completion)
	170	ITO	174	ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFFell	113	112	111	110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
ГГГОП		D/	14/		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)
	R/W				IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 32 Hz)
FFF7H	_	0	10144	101410	0 *3	_ *2	(R)	(R)	Unused
	0	0	12101	150010	0 *3	- *2	Yes	No	Unused
	D DA4/			M	ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
	К		n/	vv	ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)
	IK03	IK02	IK01	IKOO	IK03	0	(R)	(R)	Interrupt factor flag (K03)
FEEBL	11/05			IKUU	IK02	0	Yes	No	Interrupt factor flag (K02)
	R/W				IK01	0	(W)	(W)	Interrupt factor flag (K01)
					IK00	0	Reset	Invalid	Interrupt factor flag (K00)

Table 4.1.1 (d) I/O memory map (FFE2H–FFFBH)

4.2 Watchdog Timer

4.2.1 Configuration of watchdog timer

The S1C63406/408 has a built-in watchdog timer that operates with a 256 Hz divided clock from the OSC1 as the source clock. The watchdog timer starts operating after initial reset, however, it can be stopped by the software. The watchdog timer must be reset cyclically by the software while it operates. If the watchdog timer is not reset in at least 3–4 seconds, it generates a non-maskable interrupt (NMI) to the CPU.

Figure 4.2.1.1 is the block diagram of the watchdog timer.



Fig. 4.2.1.1 Watchdog timer block diagram

The watchdog timer contains a 10-bit binary counter, and generates the non-maskable interrupt when the last stage of the counter (0.25 Hz) overflows.

Watchdog timer reset processing in the program's main routine enables detection of program overrun, such as when the main routine's watchdog timer processing is bypassed. Ordinarily this routine is incorporated where periodic processing takes place, just as for the timer interrupt routine. The watchdog timer operates in the HALT mode. If a HALT status continues for 3–4 seconds, the non-maskable interrupt releases the HALT status.

4.2.2 Interrupt function

If the watchdog timer is not reset periodically, the non-maskable interrupt (NMI) is generated to the core CPU. Since this interrupt cannot be masked, it is accepted even in the interrupt disable status (I flag = "0"). However, it is not accepted when the CPU is in the interrupt mask state until SP1 and SP2 are set as a pair, such as after initial reset or during re-setting the stack pointer. The interrupt vector of NMI is assigned to 0100H in the program memory.

4.2.3 I/O memory of watchdog timer

Table 4.2.3.1 shows the I/O address and control bits for the watchdog timer.

A		Reg	ister						0-mmmmt
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
FF07H	HLMOD	0	WDEN	WDRST	HLMOD	0	On	Off	Heavy load protection
					0 *3	_ *2			Unused
			DAM		WDEN	1	Enable	Disable	Watchdog timer enable
	R/W	К	R/W	vv	WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)

Table 4.2.3.1 Control bits of watchdog timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

WDEN: Watchdog timer enable register (FF07H•D1)

Selects whether the watchdog timer is used (enabled) or not (disabled).

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

When "1" is written to the WDEN register, the watchdog timer starts count operation. When "0" is written, the watchdog timer does not count and does not generate the interrupt (NMI). At initial reset, this register is set to "1".

WDRST: Watchdog timer reset (FF07H•D0)

Resets the watchdog timer.

When "1" is written: Watchdog timer is reset When "0" is written: No operation Reading: Always "0"

When "1" is written to WDRST, the watchdog timer is reset and restarts immediately after that. When "0" is written, no operation results.

This bit is dedicated for writing, and is always "0" for reading.

4.2.4 Programming notes

(1) When the watchdog timer is being used, the software must reset it within 3-second cycles.

(2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

4.3 Oscillation Circuit

4.3.1 Configuration of oscillation circuit

The S1C63406/408 has two oscillation circuits (OSC1 and OSC3). OSC1 is either a crystal or CR oscillation circuit that supplies the operating clock to the CPU and peripheral circuits. OSC3 is a CR, crystal or ceramic oscillation circuit. When processing with the S1C63406/408 requires high-speed operation, the CPU operating clock can be switched from OSC1 to OSC3 by the software. To stabilize operation of the internal circuits, the operating voltage VD1 must be switched according to the oscillation circuit to be used. Figure 4.3.1.1 is the block diagram of this oscillation system.



Fig. 4.3.1.1 Oscillation system block diagram

Note: The S1C63406/408 supports the SLEEP function. The OSC3 oscillation circuit stops in the SLEEP mode. The OSC1 oscillation circuit stops clock supply to the divider and peripheral circuits, however, the oscillation continues. To prevent improper operation after the CPU wakes up, be sure to run the CPU with the OSC1 clock before setting the CPU in the SLEEP mode.

4.3.2 OSC1 oscillation circuit

The OSC1 oscillation circuit generates the main clock for the CPU and the peripheral circuits. Either crystal or CR can be selected for the oscillator type by mask option. The oscillation frequency of the crystal oscillation circuit is 32.768 kHz (Typ.) and the CR oscillation circuit is 60 kHz (Typ.). This circuit operates with the Vosc (1.3 V Typ.) voltage output from the oscillation system voltage regulator.

Figure 4.3.2.1 is the block diagram of the OSC1 oscillation circuit.



Fig. 4.3.2.1 OSC1 oscillation circuit

As shown in Figure 4.3.2.1, the crystal oscillation circuit can be configured simply by connecting the crystal oscillator (X'tal1) of 32.768 kHz (Typ.) between the OSC1 and OSC2 terminals and the trimmer capacitor (CGx) between the OSC1 and Vss terminals when crystal oscillation is selected.

The CR oscillation circuit can be configured simply by connecting the resistor RCR1 between the OSC1 and OSC2 terminals when CR oscillation is selected. See Chapter 7, "Electrical Characteristics" for resistance value of RCR1.

Notes: • The current consumption of CR oscillation is larger than crystal oscillation.

• Be aware that the CR oscillation frequency changes slightly. Pay special attention to the circuits that use fOSC1 as the source clock, such as the timer (time lag) and the LCD frame frequency (display quality, flicker in low frequency).

4.3.3 OSC3 oscillation circuit

The S1C63406/408 has built-in the OSC3 oscillation circuit that generates the CPU's sub-clock (Max. 4.2 MHz) for high speed operation and the source clock for peripheral circuits needing a high speed clock (programmable timer, FOUT output). The mask option enables selection of CR, crystal or ceramic oscillation circuit.

This circuit operates with the VD1 voltage and the voltage level must be switched when the OSC3 oscillation is turned ON and OFF (see the next section for details).

Figure 4.3.3.1 is the block diagram of the OSC3 oscillation circuit.



As shown in Figure 4.3.3.1, the CR oscillation circuit can be configured simply by connecting the resistor RCR2 between the OSC3 and OSC4 terminals when CR oscillation is selected. See Chapter 7, "Electrical Characteristics", for resistance value of RCR2.

When crystal or ceramic oscillation is selected, the crystal or ceramic oscillation circuit can be configured by connecting a crystal or ceramic oscillator (Max. 4.2 MHz) between the OSC3 and OSC4 terminals, capacitor CGC between the OSC3 and OSC4 terminals, and capacitor CDC between the OSC4 and Vss terminals. See Chapter 7, "Electrical Characteristics", for capacitor values of CGC and CDC. To reduce current consumption of the OSC3 oscillation circuit, oscillation can be stopped by the software (OSCC register).

4.3.4 Switching of operating voltage

The CPU system clock is switched to OSC1 or OSC3 by the software (CLKCHG register). In this case, to obtain stable operation, the operating voltage VD1 for the internal circuits must be switched by the software (VDC1 and VDC0 registers). The power supply circuit supports the following four voltage levels. When switching the VD1 level, select one according to the oscillation frequency.

- 1. VD1 = 1.1 V (VDC1, VDC0 = "0H") This mode is provided for low-power operation. Set this mode when the system runs with the OSC1 clock (80 kHz Max.). Do not turn the OSC3 oscillation circuit on in this mode. The CLKCHG register is disabled by the hardware in this mode.
- 2. VD1 = 1.3 V (VDC1, VDC0 = "1H") Set this mode when using the OSC3 CR oscillation clock (700 kHz Max.). Do not set this mode if the frequency is higher than 700 kHz or OSC3 is not CR oscillation circuit.
- 3. VD1 = 1.5 V (VDC1, VDC0 = "2H")

Set this mode when using the OSC3 CR oscillation clock (2.2 MHz Max.). Do not set this mode if OSC3 is not CR oscillation circuit or the OSC3 CR oscillation clock more than 2.2 MHz is used. This mode can be set even if a 700 kHz or less OSC3 CR oscillation clock is used. However it is not recommended for low-power operation.

4. VD1 = 1.7 V (VDC1, VDC0 = "3H")

Set this mode when using the OSC3 crystal, ceramic or CR oscillation clock (4.2 MHz Max.). This mode can be set even if the OSC3 CR oscillation clock less than 2.2 MHz is used. However it is not recommended for low-power operation.

When OSC3 is to be used as the CPU system clock, it should be done as the following procedure using the software: first switch the operating voltage VD1, turn the OSC3 oscillation ON after waiting 2.5 msec or more for the above operation to stabilize, switch the clock after waiting 5 msec or more for oscillation stabilization.

When switching from OSC3 to OSC1, turn the OSC3 oscillation circuit OFF after switching the clock then set the operating voltage VD1 to 1.1 V.

 $OSC1 \rightarrow OSC3$

- 1. Set VDC (1 and 0) to "1", "2" or "3".
- 2. Maintain 2.5 msec or more.
- 3. Set OSCC to "1" (OSC3 oscillation ON).
- 4. Maintain 5 msec or more.
- 5. Set CLKCHG to "1" (OSC1 \rightarrow OSC3).

$OSC3 \rightarrow OSC1$

- 1. Set CLKCHG to "0" (OSC3 \rightarrow OSC1).
- 2. Set OSCC to "0" (OSC3 oscillation OFF).
- 3. Set VDC (1 and 0) to "0" (VD1 = 1.1 V).

4.3.5 Clock frequency and instruction execution time

Table 4.3.5.1 shows the instruction execution time according to each frequency of the system clock.

<i>Table 4.3.</i>	5.1 Clock frequency	v and instruction exe	ecution time					
ook froquonov	Instruction execution time (µsec)							
ock frequency	1-cycle instruction	2-cycle instruction	3-cycle instructi					

Clock froguenov	instruction execution time (µsec)							
Clock frequency	1-cycle instruction	2-cycle instruction	3-cycle instruction					
OSC1: 32.768 kHz	61	122	183					
OSC1: 60 kHz	33	67	100					
OSC3: 2 MHz	1	2	3					
OSC3: 3.58 MHz	0.56	1.12	1.68					
OSC3: 4 MHz	0.5	1	1.5					

4.3.6 I/O memory of oscillation circuit

Table 4.3.6.1 shows the I/O address and the control bits for the oscillation circuit.

A	Register								0		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
FF00H	CLKCHG	OSCC	VDC1	VDC0	CLKCHG	0	OSC3	OSC1	CPU clock switch		
					OSCC	0	On	Off	OSC3 oscillation On/Off		
		D			VDC1	0			\Box CPU operating [VDC1, 0] 0 1 2 3		
		K/	vv		VDC0	0			voltage switch VDI (V) 1.1 1.3 1.5 1.7		

Table 4.3.6.1 Control bits of oscillation circuit

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

... 14 A 1 VDC1, VDC0: CPU (FEAALL DA DA)

0

Switchs the oper

ating voltage VD1.										
	Table 4.3.6.2 CPU operating voltage and oscillation frequency									
	VDC1 VDC0 VD1 Oscillation circuit (frequency)									
	1	1	1.7 V	OSC3 CR, ceramic or crystal (4.2 MHz max.)						
	1	0	1.5 V	OSC3 CR (2.2 MHz max.)						
	0	1	13 V	OSC3 CR (700 kHz max)						

OSC1 Crystal or CR (80 kHz max.)

When switching the CPU system clock, the operating voltage VD1 should also be switched according to the clock frequency.

1.1 V

When switching from OSC1 to OSC3, first set VD1 to the appropriate level. After that maintain 2.5 msec or more, and then turn the OSC3 oscillation ON.

When switching from OSC3 to OSC1, turn the OSC3 oscillation OFF after switching to OSC1, and then set VD1 to 1.1 V to reduce current consumption. When the VDC register is set to "0", do not turn the OSC3 oscillation ON.

At initial reset, this register is set to "0".

OSCC: OSC3 oscillation control register (FF00H•D2)

Controls oscillation ON/OFF for the OSC3 oscillation circuit.

When "1" is written: OSC3 oscillation ON When "0" is written: OSC3 oscillation OFF Reading: Valid

0

When it is necessary to operate the CPU at high speed, set OSCC to "1". At other times, set it to "0" to reduce current consumption. Furthermore, it is necessary to switch the operating voltage VD1 when turning the OSC3 oscillation circuit ON and OFF.

At initial reset, this register is set to "0".

CLKCHG: CPU system clock switching register (FF00H•D3)

The CPU's operation clock is selected with this register.

When "1" is written: OSC3 clock is selected When "0" is written: OSC1 clock is selected Reading: Valid

When the CPU clock is to be OSC3, set CLKCHG to "1"; for OSC1, set CLKCHG to "0".

After turning the OSC3 oscillation ON (OSCC = "1"), switching of the clock should be done after waiting 5 msec or more.

When OSC3 oscillation is OFF (OSCC = "0"), setting of CLKCHG = "1" becomes invalid and switching to OSC3 is not performed.

At initial reset, this register is set to "0".
CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Oscillation Circuit)

4.3.7 Programming notes

- When switching the CPU system clock from OSC1 to OSC3, first set VD1. After that maintain 2.5 msec or more, and then turn the OSC3 oscillation ON.
 When switching from OSC3 to OSC1, set VD1 after switching to OSC1 and turning the OSC3 oscillation OFF.
- (2) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON. Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (3) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (4) The S1C63406/408 supports the SLEEP function. The OSC3 oscillation circuit stops in the SLEEP mode. The OSC1 oscillation circuit stops clock supply to the divider and peripheral circuits, however, the oscillation continues. To prevent improper operation after the CPU wakes up, be sure to run the CPU with the OSC1 clock before setting the CPU in the SLEEP mode.

4.4 Input Ports (K00–K03)

4.4.1 Configuration of input ports

The S1C63406/408 has four bits of general-purpose input ports. Each of the input port terminals (K00–K03) provides internal pull-up resistor. Pull-up resistor can be selected for each bit with the mask option. Figure 4.4.1.1 shows the configuration of input port. Selection of "With pull-up resistor" with the mask option suits input from the push switch, key matrix, and so forth. When "Gate direct" is selected, the port can be used for slide switch input and interfacing with other LSIs.



Fig. 4.4.1.1 Configuration of input port

4.4.2 Mask option

Internal pull-up resistor can be selected for each of the four bits of the input ports (K00–K03) with the input port mask option.

When "Gate direct" is selected, take care that the floating status does not occur for the input. Select "With pull-up resistor" for input ports that are not being used.

4.4.3 Interrupt function

All four bits of the input ports (K00–K03) provide the interrupt function. The conditions for issuing an interrupt can be set by the software. Further, whether to mask the interrupt function can be selected by the software.

Figure 4.4.3.1 shows the configuration of K00-K03 interrupt circuit.



Fig. 4.4.3.1 Input interrupt circuit configuration

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Input Ports)

The interrupt selection registers (SIK00–SIK03) and input comparison registers (KCP00–KCP03) are individually provided for the input ports K00–K03.

The interrupt selection registers (SIK0x) select the ports to be used for generating input interrupts or canceling the SLEEP mode. Writing "1" into an interrupt selection register incorporates that port into the interrupt generation conditions. The changing the port where the interrupt selection register has been set to "0" does not affect the generation of the interrupt.

The input interrupt timing can select that the interrupt be generated at the rising edge of the input or that it be generated at the falling edge according to the set value of the input comparison registers (KCP0x).

By setting these two conditions, an interrupt request signal and a wake up signal are generated at the rising or falling edge (selected by KCP0x) of the signal input to the port (selected by SIK0x).

When an interrupt factor is generated, the interrupt factor flag (IK00–IK03) is set to "1". At the same time, an interrupt rquest is generated to the CPU if the corresponding interrupt mask register (EIK00–EIK03) is set to "1".

When the interrupt mask registers (EIK0x) is set to "0", the interrupt request is masked and no interrupt is generated to the CPU. However, the SLEEP mode can be cancelled regardless of the interrupt enable register setting.

The input interrupt circuit has a noise rejector to avoid unnecessary interrupt generation due to noise or chattering. This noise rejector allows selection of a noise-reject width from among three types shown in Table 4.4.3.1. Use the K0NR1 and K0NR0 registers to select a noise-reject width. If a pulse shorter than the selected width is input to the port, an interrupt is not generated. When high speed response is required, the noise rejecter can be disconnected from the input line.

Table 4.4.3.1 Setting up noise rejector

K0NR1	K0NR0	Noise-reject width
1	1	7.8 msec
1	0	2.0 msec
0	1	0.5 msec
0	0	OFF (bypassed)
	(33.7	6 00 7(0 1 11)

(When fosc1 = 32.768 kHz)

Notes: • Be sure to turn the noise rejector OFF before executing the SLP instruction.

- Reactivating from SLEEP status can only be done by generation of an input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt selection register (SIK0x = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction. Furthermore, enable the input port interrupt using the corresponding interrupt mask register (EIK0x = "1") before executing the SLP instruction to run input interrupt handler routine after SLEEP status is released.
- Each input port (K00–K03) has a different interrupt factor, thus the input interrupt is controlled individually. Be aware that this interrupt configuration is different from that of the previous models.

4.4.4 I/O memory of input ports

Table 4.4.4.1 shows the I/O addresses and the control bits for the input ports.

Addroso		Reg	ister			-		-	Commont			
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment			
	1400	1400	Kot	1400	K03	_ *2	High	Low				
FE 4011	K03	K02	KUI	KUU	K02	_ *2	High	Low	K00 K02 input port deta			
ГГ42П		r	۰ ۲		K01	- *2	High	Low	K00-K03 input port data			
		1	1		K00	_ *2	High	Low				
					0 *3	_ *2			Unused			
FF 4011	0	0	KUNR1	KONHO	0 *3	- *2			Unused			
ГГ43П		-			K0NR1	0			\neg K0 interrupt [K0NR1, 0] 0 1 2 3			
	1	1	K/	VV	K0NR0	0			noise rejector NR Off 0.5ms 2.0ms 7.8ms			
	011/00	011/00	011/04	011/00	SIK03	0	Enable	Disable	7			
FEEAL	SIK03	SIK02	SIKU1	SIKUU	SIK02	0	Enable	Disable	K00 K02 interment collection register			
FF54H					SIK01	0	Enable	Disable	KOO-KOS mierrupi selection register			
		R/	W		SIK00	0	Enable	Disable				
	KODAA	KODAA	KODAL	KODAA	KCP03	1	-		7			
FFEEL	KCP03	KCP02	KCP01	KCP00	KCP02	1		ſ	K00 K02 is not comparison and istan			
FF55H					KCP01	1		ſ	K00–K03 input comparison register			
		R/	VV		KCP00	1		ſ				
	FII/00	511/00	FILCO	FILCOO	EIK03	0	Enable	Mask	Interrupt mask register (K03)			
FEEDLI	EIK03	EIK02	EIK01	EIKOU	EIK02	0	Enable	Mask	Interrupt mask register (K02)			
FFEBH					EIK01	0	Enable	Mask	Interrupt mask register (K01)			
		R/	VV		EIK00	0	Enable	Mask	Interrupt mask register (K00)			
	11/00	11/00	IK01	11/00	IK03	0	(R)	(R)	Interrupt factor flag (K03)			
FEEDU	IK03	IK02		IKOO	IK02	0	Yes	No	Interrupt factor flag (K02)			
FFFBH		_			IK01	0	(W)	(W)	Interrupt factor flag (K01)			
		R/	W		IK00	0	Reset	Invalid	Interrupt factor flag (K00)			

Table 4.4.4.1 Control bits of input ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

K00–K03: K0 port input port data (FF42H)

Input data of the input port terminals can be read with these registers.

When "1" is read: High level When "0" is read: Low level Writing: Invalid

The reading is "1" when the terminal voltage of the four bits of the input ports (K00-K03) goes high (VDD), and "0" when the voltage goes low (VSS).

These bits are dedicated for reading, so writing cannot be done.

SIK00–SIK03: K0 port interrupt selection register (FF54H)

Selects the ports to be used for the K00–K03 input interrupts.

When "1" is written: Enable When "0" is written: Disable Reading: Valid

Enables the interrupt for the input ports (K00–K03) for which "1" has been written into the interrupt selection registers (SIK00-SIK03). The input port set for "0" does not affect the interrupt generation condition.

Reactivating from SLEEP status can only be done by generation of an input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt selection register (SIK0x = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction.

At initial reset, these registers are set to "0".

KCP00-KCP03: K0 port input comparison register (FF55H)

Interrupt conditions for terminals K00–K03 can be set with these registers.

When "1" is written: Falling edge When "0" is written: Rising edge Reading: Valid

The interrupt conditions can be set for the rising or falling edge of input for each of the four bits (K00–K03), through the input comparison registers (KCP00–KCP03).

A comparison is done only with the ports that are enabled by the interrupt among K00–K03 by means of the SIK00–SIK03 registers.

At initial reset, these registers are set to "1".

K0NR0, K0NR1: K0 interrupt noise rejector selection register (FF43H•D0, D1)

Selects the noise-reject width.

K0NR1	K0NR0	Noise-reject width					
1	1	7.8 msec					
1	0	2.0 msec					
0	1	0.5 msec					
0	0	OFF (bypassed)					

 Table 4.4.4.2
 Setting up noise rejector

(When fosc1 = 32.768 kHz)

Be sure to turn the noise rejector OFF before executing the SLP instruction. At initial reset, these registers are set to "0".

EIK00-EIK03: K0 input interrupt mask register (FFEBH)

Masks the input interrupt request to the CPU.

When "1" is written: Enable When "0" is written: Mask Reading: Valid

When "1" is written to the EIK0x register, the input interrupt request will be generated to the CPU. When "0" is written, no input interrupt will be generated from the corresponding port.

The wake up signal to release the SLEEP mode will be generated even if this register is set to "0". However, enable the input port interrupt using the corresponding interrupt mask register before executing the SLP instruction to run input interrupt handler routine after SLEEP status is released. At initial reset, this register is set to "0".

IK00–IK03: K0 input interrupt factor flag (FFFBH)

This flag indicates the occurrence of input interrupt.

When "1" is read: Interrupt has occurredWhen "0" is read: Interrupt has not occurredWhen "1" is written: Flag is reset

When "0" is written: Invalid

IK0x is the interrupt factor flag corresponding to the K0x port. From the status of this flag, the software can decide whether an input interrupt has occurred.

The interrupt factor flag is set to "1" when the interrupt condition is established regardless of the interrupt mask register setting. However, the interrupt does not occur to the CPU when the interrupt is masked. This flag is reset to "0" by writing "1".

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, this flag is set to "0".

4.4.5 Programming notes

(1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10\times C\times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k Ω

- (2) Be sure to turn the noise rejector OFF before executing the SLP instruction.
- (3) Reactivating from SLEEP status can only be done by generation of an input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt selection register (SIK0x = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction. Furthermore, enable the input port interrupt using the corresponding interrupt mask register (EIK0x = "1") before executing the SLP instruction to run input interrupt handler routine after SLEEP status is released.
- (4) Each input port (K00–K03) has a different interrupt factor, thus the input interrupt is controlled individually. Be aware that this interrupt configuration is different from that of the previous models.
- (5) The K03 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K03 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.
- (6) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.5 *Output Ports (R10–R13)*

4.5.1 Configuration of output ports

The S1C63406/408 has 4 bits of general output ports.

Output specifications of the output ports can be selected individually with the mask option. Two kinds of output specifications are available: complementary output and N-channel open drain output. Figure 4.5.1.1 shows the configuration of the output port.



Fig. 4.5.1.1 Configuration of output port

The R12 and R13 output terminals are shared with special output terminals (TOUT, FOUT), and this function is selected by the software.

At initial reset, these are all set to the general purpose output port.

Table 4.5.1.1 shows the setting of the output terminals by function selection.

		-		
Terminal	Terminal status	Special output		
name	at initial reset	TOUT	FOUT	
R10	R10 (High level output)	R10	R10	
R11	R11 (High level output)	R11	R11	
R12	R12 (High level output)	TOUT		
R13	R13 (High level output)		FOUT	

Table 4.5.1.1 Function setting of output terminals

When using the output port (R12, R13) as the special output port, the data register must be fixed at "1".

4.5.2 Mask option

Output specifications of the output ports can be selected by mask option.

The output specifications of the output ports R10–R13 can be selected from either complementary output or N-channel open drain output individually (in 1-bit units).

However, when N-channel open drain output is selected, do not apply a voltage exceeding the power supply voltage to the output port.

4.5.3 DC output

The R10-R13 output ports can be used as general-purpose DC output ports.

When "1" is written to the R1x data register, the corresponding output port terminal goes high. When "0" is written, the port terminal goes low.

4.5.4 Special output

In addition to the regular DC output, special output can be selected for the output ports R12 and R13 as shown in Table 4.5.4.1 with the software.

Figure 4.5.4.1 shows the configuration of the R12 and R13 output ports.

		1001e 4.J.4.1 S	рестат ошрит	
	Terminal	Special output	Output control register	
	R13	FOUT	FOUTE	
	R12	TOUT	PTOUT	
a bus	FC Regist FOUT Regist R13			13 OUT)
Dati	TC Regist PTOU			12
	R12		T) (T	OUT

Fig. 4.5.4.1 Configuration of R12 and R13 output ports

At initial reset, the output port data register is set to "1", so the output terminal goes high (VDD). When using the output port (R12, R13) as the special output port, fix the data register (R12, R13) at "1" and the respective signal should be turned ON and OFF using the special output control register.

Note: Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R12 and R13 registers when the special output has been selected.

• TOUT (R12)

The R12 terminal can output a TOUT signal.

The TOUT signal is the clock that is output from the programmable timer, and can be used to provide a clock signal to an external device.

To output the TOUT signal, fix the R12 register at "1" and turn the signal ON and OFF using the PTOUT register. It is, however, necessary to control the programmable timer.

Refer to Section 4.10, "Programmable Timer" for details of the programmable timer.

Note: A hazard may occur when the TOUT signal is turned ON and OFF.

Figure 4.5.4.2 shows the output waveform of the TOUT signal.



• FOUT (R13)

The R13 terminal can output a FOUT signal.

The FOUT signal is a clock that is output from the oscillation circuit or a clock that the fosc1 clock has divided in the internal circuit, and can be used to provide a clock signal to an external device. To output the FOUT signal, fix the R13 register at "1" and turn the signal ON and OFF using the FOUTE register.

The frequency of the output clock may be selected from among 8 types shown in Table 4.5.4.2 by setting the FOFQ0–FOFQ2 registers.

Tuble 1.5.1.2 To off elock frequency								
FOFQ2	FOFQ1	FOFQ0	Clock frequency					
1	1	1	fosc3					
1	1	0	fosc3/2					
1	0	1	fosc1					
1	0	0	fosc1/4					
0	1	1	fosc1/8					
0	1	0	fosc1/16					
0	0	1	fosc1/32					
0	0	0	fosc1/64					
0 0 0 0	1 1 0 0	1 0 1 0	fosc1/8 fosc1/16 fosc1/32 fosc1/64					

Table 4.5.4.2 FOUT clock frequency

fosc1: Clock that is output from the OSC1 oscillation circuit fosc3: Clock that is output from the OSC3 oscillation circuit

When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output.

Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

Note: A hazard may occur when the FOUT signal is turned ON and OFF.

Figure 4.5.4.3 shows the output waveform of the FOUT signal.

R13 register	Fix at "1"	
FOUTE register	"1"	"0"
FOUT output	$\$	
Fig. 4.5.4.3 C	output waveform of FOUT signal	

4.5.5 I/O memory of output ports

Table 4.5.5.1 shows the I/O addresses and control bits for the output ports.

Address		Reg	ister						Commont		
Audress	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	FOUTE		50504	50500	FOUTE	0	Enable	Disable	FOUT enable		
	FOULE	FOFQ2	FOFQ1	FOFQ0	FOFQ2	0			\neg FOUT [FOFQ2-0] 0 1 2 3		
FF06H					FOFQ1	0			frequency rosci/64 rosci/32 rosci/16 rosci/8 frequency received a 5 6 7		
	R/W				FOFQ0	0			selection $\frac{[101Q2-0]}{Frequency}$ $\frac{4}{fosc1}$ $\frac{5}{fosc3/2}$ $\frac{1}{fosc3}$		
				R13	1	High	Low	R13 output port data (FOUTE=0)			
	R13	R12	R11	R10					Fix at "1" when FOUT is used (FOUTE=1)		
					R12	1	High	Low	R12 output port data (PTOUT=0)		
FF46H									Fix at "1" when TOUT is used (PTOUT=1)		
		R/W				1	High	Low	R11 output port data		
					R10	1	High	Low	R10 output port data		
	011051	DTOUT			CHSEL	0	Timer1	Timer0	TOUT output channel selection		
	CHSEL	PIOUI	CKSEL1	CKSELO	PTOUT	0	On	Off	TOUT output control		
FFCIH						0	OSC3	OSC1	Prescaler 1 source clock selection		
	R/W			CKSEL0	0	OSC3	OSC1	Prescaler 0 source clock selection			

Table 4.5.5.1 Control bits of output ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

R10–R13: R1 output port data register (FF46H)

Set the output data for the output ports.

When "1" is written: High level output When "0" is written: Low level output Reading: Valid

The output port terminals output the data written in the corresponding data registers without changing it. When "1" is written to the register, the output port terminal goes high (VDD), and when "0" is written, the output port terminal goes low (VSS).

When the output ports R12 and R13 are used for special output (TOUT, FOUT), fix the R12 register and the R13 register at "1".

At initial reset, these registers are all set to "1".

PTOUT: TOUT output control register (FFC1H•D2)

Controls the TOUT output.

When "1" is written: TOUT output ON When "0" is written: TOUT output OFF Reading: Valid

By writing "1" to the PTOUT register when the R12 register has been set to "1", the TOUT signal is output from the R12 terminal. When "0" is written, the R12 terminal goes high (VDD). When using the R12 output port for DC output, fix this register at "0".

At initial reset, this register is set to "0".

FOUTE: FOUT output control register (FF06H•D3)

Controls the FOUT output.

When "1" is written: FOUT output ON When "0" is written: FOUT output OFF Reading: Valid

By writing "1" to the FOUTE register when the R13 register has been set to "1", an FOUT signal is output from the R13 terminal. When "0" is written, the R13 terminal goes high (VDD). When using the R13 output port for DC output, fix this register at "0". At initial reset, this register is set to "0".

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Output Ports)

FOFQ0–FOFQ2: FOUT frequency selection register (FF06H•D0–D2) Selects a frequency of the FOUT signal.

Tuble 4.5.5.2 TOOT Clock frequency							
FOFQ2	FOFQ1	FOFQ0	Clock frequency				
1	1	1	fosc3				
1	1	0	fosc3/2				
1	0	1	fosc1				
1	0	0	fosc1/4				
0	1	1	fosc1/8				
0	1	0	foscı/16				
0	0	1	fosc1/32				
0	0	0	fosc1/64				

Table 4.5.5.2 FOUT clock frequency

fosc1: Clock that is output from the OSC1 oscillation circuit fosc3: Clock that is output from the OSC3 oscillation circuit

At initial reset, this register is set to "0".

4.5.6 Programming notes

- (1) When using the output port (R12, R13) as the special output port, fix the data register (R12, R13) at "1". Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R12 and R13 registers when the special output has been selected.
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fosc3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output.

Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

4.6 I/O Ports (P20–P23)

4.6.1 Configuration of I/O ports

The S1C63406/408 has four bits of general-purpose I/O ports. Figure 4.6.1.1 shows the configuration of the I/O port.



Fig. 4.6.1.1 Configuration of I/O port

The I/O port terminals P20–P23 are shared with the serial interface input/output terminals. The software can select the function to be used.

At initial reset, these terminals are all set to the I/O port.

Table 4.6.1.1 shows the setting of the input/output terminals by function selection.

Terminal	Terminal status	Serial I/F			
Terminal	at initial reset	Master	Slave	Async.	
P20	P20 (Input & pull-up)	SIN(I)	SIN(I)	SIN(I)	
P21	P21 (Input & pull-up)	SOUT(O)	SOUT(O)	SOUT(O)	
P22	P22 (Input & pull-up)	SCLK(O)	SCLK(I)	P22	
P23	P23 (Input & pull-up)	P23	SRDY(O)	P23	

Table 4.6.1.1 Function setting of input/output terminals

When these ports are used as I/O ports, the ports can be set to either input mode or output mode individually (in 1-bit unit). Modes can be set by writing data to the I/O control registers. Refer to Section 4.11, "Serial Interface", for control of the serial interface.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (I/O Ports)

4.6.2 Mask option

In the I/O ports, the output specification during output mode can be selected from either complementary output or N-channel open drain output in 1-bit units.

When N-channel open drain output is selected, do not apply a voltage exceeding the power supply voltage to the port.

The output specification selected by mask option are effective even when I/O ports are used as the serial interface output port.

4.6.3 I/O control registers and input/output mode

Input or output mode can be set for the I/O ports by writing data into the corresponding I/O control registers IOC2x.

To set the input mode, write "0" to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port.

However, when the pull-up explained in the following section has been set by software, the input line is pulled up only during this input mode.

To set the output mode, write "1" is to the I/O control register. When an I/O port is set to output mode, it works as an output port, it outputs a high level (VDD) when the port output data is "1", and a low level (VSS) when the port output data is "0".

If perform the read out in each mode; when output mode, the register value is read out, and when input mode, the port value is read out.

At initial reset, the I/O control registers are set to "0", and the I/O ports enter the input mode.

The I/O control registers of the ports that are set as input/output for the serial interface can be used as general purpose registers that do not affect the I/O control. (See Table 4.6.1.1.)

4.6.4 Pull-up during input mode

A pul-up resistor that operates during the input mode is built into each I/O port of the S1C63406/408.

The pull-up resistor becomes effective by writing "1" to the pull-up control register PPL2x that corresponds to each port, and the input line is pulled up during the input mode. When "0" has been written, no pull-up is done.

At initial reset, the pull-up control registers are set to "1".

The pull-up control registers of the ports, that are set as output for the serial interface, can be used as general purpose registers that do not affect the pull-up control. (See Table 4.6.1.1.) The pull-up control registers of the port, that are set as input for the serial interface, function the same as the I/O port.

4.6.5 I/O memory of I/O ports

Table 4.6.5.1 shows the I/O addresses and the control bits for the I/O ports.

Addross		Reg	ister						Commont
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					IOC23	0	Output	Input	P23 I/O control register
	10000	10000	10001	10000					General-purpose register when SIF (clock sync. slave) is selected
	10023	10022	10021	10020	IOC22	0	Output	Input	P22 I/O control register
сслоц									General-purpose register when SIF (clock sync.) is selected
114011					IOC21	0	Output	Input	P21 I/O control register (ESIF=0)
		D	M						General-purpose register when SIF is selected
		E FI	**		IOC20	0	Output	Input	P20 I/O control register (ESIF=0)
									General-purpose register when SIF is selected
					PPL23	1	On	Off	P23 pull-up control register
									General-purpose register when SIF (clock sync. slave) is selected
	PPL23	PPL22	PPL21	PPL20	PPL22	1	On	Off	P22 pull-up control register
									General-purpose register when SIF (clock sync. master) is selected
FF49H									SCLK (I) pull-up control register
									when SIF (clock sync. slave) is selected
					PPL21	1	On	Off	P21 pull-up control register (ESIF=0)
		R/	W						General-purpose register when SIF is selected
				PPL20	1	On	Off	P20 pull-up control register (ESIF=0)	
								SIN pull-up control register when SIF is selected	
					P23	_ *2	High	Low	P23 I/O port data
	P23	P22	P21	P20					General-purpose register when SIF (clock sync. slave) is selected
	(XSRDY)	(XSCLK)	(SOUT)	(SIN)	P22	- *2	High	Low	P22 I/O port data
FF4AH									General-purpose register when SIF (clock sync.) is selected
					P21	_ *2	High	Low	P21 I/O port data (ESIF=0)
		B/	w						General-purpose register when SIF is selected
			••		P20	- *2	High	Low	P20 I/O port data (ESIF=0)
									General-purpose register when SIF is selected
	0	SMD1	SMD0	FSIF	0 *3	_ *2			Unused [SMD1, 0] 0 1 Mode Clk syne mester Clk syne slave
FF70H		5	520		SMD1	0			Serial I/F [SMD1, 0] 2 3
	B		R/W		SMD0	0			☐ mode selection Mode Async. 7-bit Async. 8-bit
1					ESIF	0	SIF	1/0	Serial I/F enable (P2x port function selection)

Table 4.6.5.1	Control bits	of I/O ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

ESIF: Serial interface enable register (FF70H•D0)

Selects function for P20–P23.

When "1" is written: Serial interface input/output port When "0" is written: I/O port Reading: Valid

When using the serial interface, write "1" to this register and when P20–P23 are used as the I/O port, write "0". The terminal configuration within P20–P23 that are used for the serial interface is decided by the transfer mode (7-bit asynchronous, 8-bit asynchronous, clock synchronous slave, clock synchronous master) selected with the SMD1 and SMD0 registers.

In the clock synchronous slave mode, all the P20–P23 ports are set to the serial interface input/output port. In the clock synchronous master mode, P20–P22 are set to the serial interface input/output port and P23 can be used as the I/O port. In the 8/7-bit asynchronous mode, P20 and P21 are set to the serial interface input/output port and P23 can be used as the I/O port.

At initial reset, this register is set to "0".

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (I/O Ports)

P20–P23: P2 I/O port data register (FF4AH)

I/O port data can be read and output data can be set through these registers.

• When writing data When "1" is written: High level When "0" is written: Low level

When an I/O port is set to the output mode, the written data is output unchanged from the I/O port terminal. When "1" is written as the port data, the port terminal goes high (VDD), and when "0" is written, the terminal goes low (VSS).

Port data can be written also in the input mode.

• When reading data

When "1" is read: High level When "0" is read: Low level

The terminal voltage level of the I/O port is read out. When the I/O port is in the input mode the voltage level being input to the port terminal can be read out; in the output mode the register value can be read. When the terminal voltage is high (VDD) the port data that can be read is "1", and when the terminal voltage is low (VSS) the data is "0".

When the PPL register is set to "1", the built-in pull-up resister goes ON during input mode, so that the I/O port terminal is pulled up.

The data registers of the port, which are set for the input/output of the serial interface, become general-purpose registers that do not affect the input/output.

Note: When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$ C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-up resistance 300 k Ω

IOC20-IOC23: P2 port I/O control register (FF48H)

The input and output modes of the I/O ports are set with these registers.

When "1" is written: Output mode When "0" is written: Input mode Reading: Valid

The input and output modes of the I/O ports are set in 1-bit unit.

Writing "1" to the I/O control register makes the corresponding I/O port enter the output mode, and writing "0" induces the input mode.

At initial reset, these registers are all set to "0", so the I/O ports are in the input mode.

The I/O control registers of the port, which are set for the input/output of the serial interface, become general-purpose registers that do not affect the input/output.

PPL20–PPL23: P2 port pull-up control register (FF49H)

The pull-up during the input mode are set with these registers.

When "1" is written: pull-up ON When "0" is written: pull-up OFF Reading: Valid

The built-in pull-up resistor which is turned ON during input mode is set to enable in 1-bit units. By writing "1" to the pull-up control register, the corresponding I/O ports are pulled up (during input mode), while writing "0" turns the pull-up function OFF.

At initial reset, these registers are all set to "1", so the pull-up function is set to ON.

The pull-up control registers of the ports that are set as output for the serial interface can be used as general purpose registers that do not affect the pull-up control.

The pull-up control registers of the port that are set as input for the serial interface function the same as the I/O port.

4.6.6 Programming note

When in the input mode, I/O ports are changed from low to high by pull-up resistor, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10\times C\times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k Ω

4.7 LCD Driver

4.7.1 Configuration of LCD driver

The S1C63406 has 9 common terminals (COM0–COM8) and 60 segment terminals (SEG0–SEG59), so that it can drive a dot matrix type LCD with a maximum of 540 (60×9) dots.

The S1C63408 has 17 common terminals (COM0–COM16) and 60 segment terminals (SEG0–SEG59), so that it can drive a dot matrix type LCD with a maximum of 1,020 (60×17) dots.

The driving method is 1/8 duty or 1/9 duty dynamic drive with four different voltages (1/4 bias), Vc1, Vc2, Vc4 and Vc5. The S1C63408 supports 1/16 duty and 1/17 duty as well as 1/8 duty and 1/9 duty. LCD display ON/OFF can be controlled by the software.

4.7.2 Power supply for LCD driving

VC1-VC5 are driving voltages (1/4 bias) for the LCD that are generated by the LCD system voltage circuit. Turning the LCD system voltage circuit ON or OFF is controlled with the LPWR register. When LPWR is set to "1", the LCD system voltage circuit outputs the LCD drive voltages VC1-VC5 to the LCD driver.

The LCD system voltage circuit generates VC1 or VC2 with the voltage regulator incorporated in itself, and generates three other voltages by boosting or reducing the voltage VC1 or VC2. Table 4.7.2.1 shows the VC1, VC2, VC4 and VC5 voltage values and boost/reduce status.

	0	
LCD drive voltage	VDD = 1.3-3.6 V	VDD = 2.5-3.6 V
Vc1 (0.975–1.2 V)	VC1 (standard)	$1/2 \times V_{C2}$
Vc2 (1.950-2.4 V)	$2 \times V_{C1}$	VC2 (standard)
Vc4 (2.925-3.6 V)	$3 \times V_{C1}$	$3/2 \times V_{C2}$
Vc5 (3.900-4.8 V)	$4 \times V_{C1}$	$2 \times Vc_2$

Table 4.7.2.1 LCD drive voltage when generated internally

* The LCD drive voltage can be adjusted by the software (see Section 4.7.5). Values in the table are typical values.

Select either VC1 standard or VC2 standard using the VCCHG register. When "1" is written to the VCCHG register, VC2 standard is selected and when "0" is written, VC1 standard is selected. At initial reset, VC1 standard (VCCHG = "0") is set.

Note: Current consumption will be increased for a cycle of 1 kHz to stabilize the LCD power quickly after setting LPWR on.

4.7.3 LCD display control (ON/OFF) and switching of duty

(1) Display ON/OFF control

The S1C63406/408 incorporates the ALON and ALOFF registers to blink display. When "1" is written to ALON, all the dots go ON, and when "1" is written to ALOFF, all the dots go OFF. At such a time, an ON waveform or an OFF waveform is output from SEG terminals. When "0" is written to these registers, normal display is performed. Furthermore, when "1" is written to both of the ALON and ALOFF, ALON (all ON) has priority over the ALOFF (all OFF).

(2) Switching of drive duty

In the S1C63406, the drive duty can be set to 1/8 or 1/9 by the software. In addition to them, 1/16 or 1/17 can be selected in the S1C63408. This setting is done using the LDUTY0 and LDUTY1 registers as shown in Table 4.7.3.1.

Tuble 1.7.5.1 LOD unite unity setting									
LDUTY1*	LDUTY0	Drive duty	Common terminal used	Maximum segment number					
1	1	1/16*	COM0-COM15*	960 (60×16)*					
1	0	1/17*	COM0-COM16*	1,020 (60×17)*					
0	1	1/8	COM0–COM7	$480(60 \times 8)$					
0	0	1/9	COM0–COM8	540 (60 × 9)					

Table 4.7.3.1 LCD drive duty setting

* The S1C63406 does not support 1/16 duty or 1/17 duty. LDUTY1 functions as a general-purpose register that does not affect the drive duty.

Table 4.7.3.2 shows the frame frequencies corresponding to the OSC1 oscillation frequency and drive duty.

	10		lucite	
OSC1 oscillation frequency	When 1/8 duty is selected	When 1/9 duty is selected	When 1/16 duty * is selected	When 1/17 duty * is selected
32.768 kHz	32 Hz	28.4 Hz	32 Hz	30.12 Hz
60 kHz	58.6 Hz	52.0 Hz	58.6 Hz	55.2 Hz
				* S1C63408 only

Table 4.7.3.2 Frame frequency

Figure 4.7.3.1 shows the dynamic drive waveform for 1/4 bias.



Fig. 4.7.3.1 LCD drive waveform (1/4 bias)

4.7.4 Display memory

S1C63406

The display memory of the S1C63406 is allocated to F000H–F176H in the data memory area and the addresses and the data bits correspond to COM and SEG outputs as shown in Figure 4.7.4.1.



Fig. 4.7.4.1 Correspondence between display memory and LCD dot matrix (S1C63406)

When a bit in the display memory is set to "1", the corresponding LCD dot goes ON, and when it is set to "0", the dot goes OFF.

At initial reset, the data memory content becomes undefined hence, there is need to initialize using the software.

The display memory has read/write capability, and the addresses that have not been used for LCD display can be used as general purpose registers.

Note: When a program that access no memory mounted area (F078H–F0FFH, F101H, F103H, · · ·, F177H) is made, the operation is not guaranteed.

S1C63408

The display memory of the S1C63408 is allocated to F000H–F276H in the data memory area and the addresses and the data bits correspond to COM and SEG outputs as shown in Figure 4.7.4.2.

When a bit in the display memory is set to "1", the corresponding LCD dot goes ON, and when it is set to "0", the dot goes OFF.

At 1/17 (1/16, 1/9) duty drive, all data of COM0–COM16 (15, 8) is output.

At 1/8 duty drive, data only corresponding to COM0–COM7 is output. However, since the display memory has capacity for two screens, it is designed so that the memory for COM8–COM15 shown in Figure 4.7.4.1 (a) can also be used as COM0–COM7. Select either F000H–F077H or F100H–F177H for the area to be displayed (to be output from COM0–COM7 terminals) using the LPAGE register. It can switch the screen in an instant.

At initial reset, the data memory content becomes undefined hence, there is need to initialize using the software.

The display memory has read/write capability, and the addresses that have not been used for LCD display can be used as general purpose registers.

Notes: • When a program that access no memory mounted area (F078H–F0FFH, F178H–F1FFH, F201H, F203H, · · · , F277H) is made, the operation is not guaranteed.

• The LPAGE register is effective only when 1/8 duty is selected in the S1C63408. When 1/9, 1/16 or 1/17 duty is selected, or in the S1C63406, this register can be used as a general purpose register.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver)



Fig. 4.7.4.2 Correspondence between display memory and LCD dot matrix (S1C63408)

4.7.5 LCD contrast adjustment

In the S1C63406/408, the LCD contrast can be adjusted by the software.

It is realized by controlling the voltages VC1–VC5 output from the LCD system voltage circuit. The contrast can be adjusted to 16 levels as shown in Table 4.7.5.1. When VCCHG = "0", VC1 is changed within the range from 0.975 V to 1.2 V, and other voltages change according to VC1. When VCCHG = "1", VC2 is changed within the range from 1.950 V to 2.4 V, and other voltages change according to VC2.

No.	LC3	LC2	LC1	LC0	Contrast
0	0	0	0	0	light
1	0	0	0	1	♠
2	0	0	1	0	•
3	0	0	1	1	
4	0	1	0	0	
5	0	1	0	1	
6	0	1	1	0	
7	0	1	1	1	
8	1	0	0	0	
9	1	0	0	1	
10	1	0	1	0	
11	1	0	1	1	
12	1	1	0	0	
13	1	1	0	1	
14	1	1	1	0	
15	1	1	1	1	dark

Table 4.7.5.1 LCD contrast

At room temperature, use setting number 7 or 8 as standard.

Since the contents of LC0–LC3 are undefined at initial reset, initialize it by the software.

4.7.6 I/O memory of LCD driver

Table 4.7.6.1 shows the I/O addresses and the control bits for the LCD driver. Figures 4.7.6.1 and 4.7.6.2 show the display memory maps of the S1C63406 and S1C63408, respectively.

Address		Reg	ister						Commont
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
			VCCHC		LDUTY1	0			LCD drive [LDUTY1, 0] 0 1 2 * 3 *
FECOLI	LDUITI	LDUITU	VCCHG		LDUTY0	0			_ duty switch Duty 1/9 1/8 1/17 1/16
FFOUR		D			VCCHG	0	Vc2	Vc1	LCD regulated voltage switch (* SIC63408 only)
		K/	vv		LPWR	0	On	Off	LCD power On/Off
					EXLCDC	0	1	0	General-purpose register
	EXLCDC	LCDC ALOFF	LOFF ALON	LPAGE	ALOFF	1	All Off	Normal	LCD all OFF control
FEATU					ALON	0	All On	Normal	LCD all ON control
FF61H					LPAGE	0	F100-F177	F000-F077	Display memory area (when 1/8 duty is selected in S1C63408)
		R/	w						General-purpose register for S1C63406 or when 1/17, 1/16 or
									1/9 duty is selected in S1C63408
	1.00	1.00	1.01	1.00	LC3	_ *2			☐ LCD contrast adjustment
FFOOL	LC3	LC2	LC1	LCO	LC2	_ *2			[LC3-0] 0 - 15
FF02H					LC1	_ *2			Contrast Light – Dark
	R/W			LC0	- *2				

Table 4.7.6.1 LCD driver control bits

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read





		СОМ0-	-COM7					COM8-	COM15	5				COI	M 16		
	D3	D2	D1	D0			D3	D2	D1	D0			D3	D2	D1	D0	
F000H	COM3	COM2	COM1	COM0	SEG0	F100H	COM11	COM10	COM09	COM8	SEG0	F200H	0	0	0	COM16	SEG0
F001H	COM7	COM6	COM5	COM4	SEG0	F101H	COM15	COM14	COM13	COM12	SEG0	F201H					
F002H	COM3	COM2	COM1	COM0	SEG1	F102H	COM11	COM10	COM09	COM8	SEG1	F202H	0	0	0	COM16	SEG1
F003H	COM7	COM6	COM5	COM4	SEG1	F103H	COM15	COM14	COM13	COM12	SEG1	F203H					
F004H	COM3	COM2	COM1	COM0	SEG2	F104H	COM11	COM10	COM09	COM8	SEG2	: =					=
: =					ļ	: =					ļ	F274H	0	0	0	COM16	SEG58
F075H	COM7	COM6	COM5	COM4	SEG58	F175H	COM15	COM14	COM13	COM12	SEG58	F275H					
F076H	COM3	COM2	COM1	COM0	SEG59	F176H	COM11	COM10	COM09	COM8	SEG59	F276H	0	0	0	COM16	SEG59
F077H	COM7	COM6	COM5	COM4	SEG59	F177H	COM15	COM14	COM13	COM12	SEG59	F277H					
F078H					1	F178H					1						
: =					Not-	: =	_				Not-		Nonin	anlamant	ation area	- Dood	write dischlad
F0FFH					Implemented	F1FFH					Implemented			plement	allon ale	a neau	write uisableu
					•						•	0	Unuse	d area	Reading	g: Always	"0"
															Writing:	No Ope	ration

Fig. 4.7.6.2 S1C63408 display memory map

LPWR: LCD power control (ON/OFF) register (FF60H•D0)

Turns the LCD system voltage circuit ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

When "1" is written to the LPWR register, the LCD system voltage circuit goes ON and generates the LCD drive voltage. When "0" is written, all the LCD drive voltages go to Vss level.

It takes about 100 msec for the LCD drive voltage to stabilize after starting up the LCD system voltage circuit by writing "1" to the LPWR register.

At initial reset, this register is set to "0".

VCCHG: LCD regulated voltage switching register (FF60H•D1)

Selects the reference voltage for the LCD drive voltage.

When "1" is written: VC2 When "0" is written: VC1 Reading: Valid

When "1" is written to the VCCHG register, the LCD system voltage circuit generates the LCD drive voltage as VC2 standard. When "0" is written, it becomes VC1 standard. Select VC2 when power supply voltage is 2.5 V or more, otherwise, select VC1.

At initial reset, this register is set to "0".

LDUTY0, LDUTY1: LCD drive duty switching register (FF60H•D2, D3)

Selects the LCD drive duty.

LDUTY1*	LDUTY0	Drive duty	Common terminal used	Maximum segment number
1	1	1/16*	COM0-COM15*	960 (60 × 16)*
1	0	1/17*	COM0-COM16*	1,020 (60 × 17)*
0	1	1/8	COM0–COM7	$480(60 \times 8)$
0	0	1/9	COM0–COM8	540 (60 × 9)

* The S1C63406 does not support 1/16 duty or 1/17 duty. LDUTY1 functions as a general-purpose register that does not affect the drive duty.

At initial reset, this register is set to "0".

ALON: LCD all ON control register (FF61H•D1)

Displays the all LCD dots ON.

When "1" is written: All LCD dots displayed When "0" is written: Normal display Reading: Valid

By writing "1" to the ALON register, all the LCD dots goes ON, and when "0" is written, it returns to normal display.

This function outputs an ON waveform to the SEG terminals, and does not affect the content of the display memory.

ALON has priority over ALOFF.

At initial reset, this register is set to "0".

ALOFF: LCD all OFF control register (FF61H•D2)

Fade outs the all LCD dots.

When "1" is written: All LCD dots fade out When "0" is written: Normal display Reading: Valid

By writing "1" to the ALOFF register, all the LCD dots goes OFF, and when "0" is written, it returns to normal display.

This function outputs an OFF waveform to the SEG terminals, and does not affect the content of the display memory.

At initial reset, this register is set to "1".

LPAGE: LCD display memory selection register (FF61H•D0)

Selects the display memory area at 1/8 duty drive. (S1C63408 only)

When "1" is written: F100H–F177H When "0" is written: F000H–F077H Reading: Valid

By writing "1" to the LPAGE register, the data set in F100H–F177H (the second half of the display memory) is displayed, and when "0" is written, the data set in F000H–F077H (the first half of the display memory) is displayed.

This function is valid only when 1/8 duty is selected in the S1C63408, and when 1/9, 1/16 or 1/17 duty is selected, or in the S1C63406, this register can be used as a general purpose register. At initial reset, this register is set to "0".

LC3–LC0: LCD contrast adjustment register (FF62H)

Adjusts the LCD contrast.

LC3-LC0 = 0000B light : : LC3-LC0 = 1111B dark

At room temperature, use setting number 7 or 8 as standard. At initial reset, LC0–LC3 are undefined.

4.7.7 Programming notes

- (1) Current consumption will be increased for a cycle of 1 kHz to stabilize the LCD power quickly after setting LPWR on.
- (2) When a program that access no memory mounted area shown below is made, the operation is not guaranteed.

S1C63406: F078H–F0FFH, F101H, F103H, · · ·, F177H S1C63408: F078H–F0FFH, F178H–F1FFH, F201H, F203H, · · ·, F277H

(3) Because at initial reset, the contents of display memory and LC3–LC0 (LCD contrast) are undefined, there is need to initialize by the software. Furthermore, take care of the registers LPWR and ALOFF because these are set so that the display goes OFF.

4.8 Clock Timer

4.8.1 Configuration of clock timer

The S1C63406/408 has a built-in clock timer that uses OSC1 (crystal oscillator) as the source oscillator. The clock timer is configured of an 8-bit binary counter that serves as the input clock, fOSC1 divided clock output from the prescaler. Timer data (128–16 Hz and 8–1 Hz) can be read out by the software. Figure 4.8.1.1 is the block diagram for the clock timer.



Fig. 4.8.1.1 Block diagram for the clock timer

Ordinarily, this clock timer is used for all types of timing functions such as clocks.

Note: When the CR oscillation circuit is selected as the OSC1 oscillation circuit by mask option, the frequencies and times differ from the values described in this section because the oscillation frequency will be 60 kHz (Typ.). Therefore, the clock timer can not be used for the clock function.

4.8.2 Data reading and hold function

The 8 bits timer data are allocated to the address FF79H and FF7AH.

<ff79h></ff79h>	D0: TM0 = 128 Hz	D1: TM1 = 64 Hz	D2: TM2 = 32 Hz	D3: TM3 = 16 Hz
<ff7ah></ff7ah>	D0: TM4 = 8 Hz	D1: TM5 = 4 Hz	D2: TM6 = 2 Hz	D3: TM7 = 1 Hz

Since the clock timer data has been allocated to two addresses, a carry is generated from the low-order data within the count (TM0–TM3: 128–16 Hz) to the high-order data (TM4–TM7: 8–1 Hz). When this carry is generated between the reading of the low-order data and the high-order data, a content combining the two does not become the correct value (the low-order data is read as FFH and the high-order data becomes the value that is counted up 1 from that point).

The high-order data hold function in the S1C63406/408 is designed to operate to avoid this. This function temporarily stops the counting up of the high-order data (by carry from the low-order data) at the point where the low-order data has been read and consequently the time during which the high-order data is held is the shorter of the two indicated here following.

- 1. Period until it reads the high-order data.
- 2. 0.48–1.5 msec (Varies due to the read timing.)
- Note: Since the low-order data is not held when the high-order data has previously been read, the loworder data should be read first.

4.8.3 Interrupt function

The clock timer can cause interrupts at the falling edge of 32 Hz, 8 Hz, 2 Hz and 1 Hz signals. Software can set whether to mask any of these frequencies.

Address	Bit	Frequency	Clock timer timing chart
	D0	128 Hz	
	D1	64 Hz	
FF/90	D2	32 Hz	
	D3	16 Hz	
D0		8 Hz	
	D1	4 Hz	
FF/AH	D2	2 Hz	
	D3	1 Hz	
32	Hz inter	rupt request	+ + + + + + + + + + + + + + + + + + +
8	Hz inter	rupt request	$\uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow \uparrow$
2 Hz interrupt request		rupt request	<u>↑</u> <u>↑</u>
1	Hz inter	rupt request	↑
8 Hz interrupt request 2 Hz interrupt request 1 Hz interrupt request			

Figure 4.8.3.1 is the timing chart of the clock timer.

Fig. 4.8.3.1 Timing chart of clock timer

As shown in Figure 4.8.3.1, interrupt is generated at the falling edge of the frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz). At this time, the corresponding interrupt factor flag (IT0, IT1, IT2, IT3) is set to "1". Selection of whether to mask the separate interrupts can be made with the interrupt mask registers (EIT0, EIT1, EIT2, EIT3). However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

4.8.4 I/O memory of clock timer

Table 4.8.4.1 shows the I/O addresses and the control bits for the clock timer.

Addroop	Register							Commont	
Address	D3	D3 D2		D0	Name	Init *1	1	0	Comment
			THEOT		0 *3	_ *2			Unused
FF7 011	0	0	IMRSI	IMRUN	0 *3	_ *2			Unused
FF/8H				DAM	TMRST*3	Reset	Reset	Invalid	Clock timer reset (writing)
	ł	1	vv	H/W	TMRUN	0	Run	Stop	Clock timer Run/Stop
	T1.40	T1.40	T 144	T1.40	TM3	0			Clock timer data (16 Hz)
	TM3	TM2	TM1	TMO	TM2	0			Clock timer data (32 Hz)
FF/9H					TM1	0			Clock timer data (64 Hz)
	К		{		TM0	0			Clock timer data (128 Hz)
	T1.47	TMO	TNE	T144	TM7	0			Clock timer data (1 Hz)
		I IVI5	1 1/14	TM6	0			Clock timer data (2 Hz)	
гг/АП		-			TM5	0			Clock timer data (4 Hz)
			1		TM4	0			Clock timer data (8 Hz)
	FITO	FITO	EIT4	FITO	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FFFOL	EII3	EII2	EIII	EIIU	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
FFEOR					EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
		R/W			EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 32 Hz)
	ITO	ITO	174	ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFFell	113	112	111	110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
гггон					IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)
	R/W			IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 32 Hz)	

Table 4.8.4.1 Control bits of clock timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

TM0–TM7: Timer data (FF79H, FF7AH)

The 128–1 Hz timer data of the clock timer can be read out with these registers. These eight bits are read only, and writing operations are invalid.

By reading the low-order data (FF79H), the high-order data (FF7AH) is held until reading or for 0.48–1.5 msec (one of shorter of them).

At initial reset, the timer data is initialized to "00H".

TMRST: Clock timer reset (FF78H•D1)

This bit resets the clock timer.

When "1" is written: Clock timer reset When "0" is written: No operation Reading: Always "0"

The clock timer is reset by writing "1" to TMRST. When the clock timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. No operation results when "0" is written to TMRST.

This bit is write-only, and so is always "0" at reading.

TMRUN: Clock timer RUN/STOP control register (FF78H•D0)

Controls RUN/STOP of the clock timer.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The clock timer enters the RUN status when "1" is written to the TMRUN register, and the STOP status when "0" is written.

In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count.

At initial reset, this register is set to "0".

EIT0: 32 Hz interrupt mask register (FFE6H•D0)

EIT1: 8 Hz interrupt mask register (FFE6H•D1)

EIT2: 2 Hz interrupt mask register (FFE6H•D2)

EIT3: 1 Hz interrupt mask register (FFE6H•D3)

These registers are used to select whether to mask the clock timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EIT0, EIT1, EIT2, EIT3) are used to select whether to mask the interrupt to the separate frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz).

At initial reset, these registers are set to "0".

IT0: 32 Hz interrupt factor flag (FFF6H•D0)

IT1: 8 Hz interrupt factor flag (FFF6H•D1)

- IT2: 2 Hz interrupt factor flag (FFF6H•D2)
- IT3: 1 Hz interrupt factor flag (FFF6H•D3)

These flags indicate the status of the clock timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags (IT0, IT1, IT2, IT3) correspond to the clock timer interrupts of the respective frequencies (32 Hz, 8 Hz, 2 Hz, 1 Hz). The software can judge from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.8.5 Programming notes

- (1) Be sure to read timer data in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) When the CR oscillation circuit is selected as the OSC1 oscillation circuit by mask option, the frequencies and times differ from the values described in this section because the oscillation frequency will be 60 kHz (Typ.). Therefore, the clock timer can not be used for the clock function.

4.9 Stopwatch Timer

4.9.1 Configuration of stopwatch timer

The S1C63406/408 has 1/100 sec unit and 1/10 sec unit stopwatch timer built-in. The stopwatch timer is configured with a 2 levels 4-bit BCD counter which has an input clock approximating 100 Hz signal (signal divided from OSC1 to the closest 100 Hz) and data can be read in units of 4 bits by software. Figure 4.9.1.1 shows the configuration of the stopwatch timer.



Fig. 4.9.1.1 Configuration of stopwatch timer

The stopwatch timer can be used as a separate timer from the clock timer. In particular, digital watch stopwatch functions can be realized easily with software.

Note: When the CR oscillation circuit is selected as the OSC1 oscillation circuit by mask option, the frequencies and times differ from the values described in this section because the oscillation frequency will be 60 kHz (Typ.). Therefore, this timer can not be used for the stopwatch function.

4.9.2 Count-up pattern

The stopwatch timer is configured of 4-bit BCD counters SWD0–SWD3 and SWD4–SWD7. The counter SWD0–SWD3, at the stage preceding the stopwatch timer, has an approximated 100 Hz signal for the input clock. It counts up every 1/100 sec, and generates an approximated 10 Hz signal. The counter SWD4–SWD7 has an approximated 10 Hz signal generated by the counter SWD0–SWD3 for the input clock. In count-up every 1/10 sec, and generated 1 Hz signal. Figure 4.9.2.1 shows the count-up pattern of the stopwatch timer.



Fig. 4.9.2.1 Count-up pattern of stopwatch timer

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

SWD0–SWD3 generates an approximated 10 Hz signal from the basic 256 Hz signal (fosc1 dividing clock). The count-up intervals are 2/256 sec and 3/256 sec, so that finally two patterns are generated: 25/256 sec and 26/256 sec intervals. Consequently, these patterns do not amount to an accurate 1/100 sec. SWD4–SWD7 counts the approximated 10 Hz signals generated by the 25/256 sec and 26/256 sec intervals in the ratio of 4 : 6, to generate a 1 Hz signal. The count-up intervals are 25/256 sec and 26/256 sec, which do not amount to an accurate 1/10 sec.

4.9.3 Interrupt function

The stopwatch timers SWD0–SWD3 and SWD4–SWD7, through their respective overflows, can generate 10 Hz (approximate 10 Hz) and 1 Hz interrupts.

Address	Bit	Stopwatch timer (SWD0-3) timing chart
	D0	
FF7DH	D1	
1/100sec (BCD)	D2	
	D3	
10 Hz Interrupt	request	↑ ↑ ↑
Address	Bit	Stopwatch timer (SWD4–7) timing chart
	D0	
FF7EH	D1	
1/10sec (BCD)	D2	

Figure 4.9.3.1 shows the timing chart for the stopwatch timer.

D3

1 Hz Interrupt request

Fig. 4.9.3.1 Timing chart for stopwatch timer

The stopwatch interrupts are generated by the overflow of their respective counters SWD0–SWD3 and SWD4–SWD7 (changing "9" to "0"). At this time, the corresponding interrupt factor flags (ISW10 and ISW1) are set to "1".

The respective interrupts can be masked separately using the interrupt mask registers (EISW10 and EISW1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of their corresponding counters.

1

4.9.4 I/O memory of stopwatch timer

Table 4.9.4.1 shows the I/O addresses and the control bits for the stopwatch timer.

Address	Register								Commont
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
FF7CH	0	0	SWRST	SWRUN	0 *3	_ *2			Unused
					0 *3	_ *2			Unused
	R		w	R/W	SWRST*3	Reset	Reset	Invalid	Stopwatch timer reset (writing)
					SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
FF7DH	SWD3	SWD2	SWD1	SWD0	SWD3	0			7
					SWD2	0			Stopwatch timer data
					SWD1	0			BCD (1/100 sec)
	R			SWD0	0				
FF7EH	SWD7	SWD6	SWD5	SWD4	SWD7	0			
					SWD6	0			Stopwatch timer data
	R				SWD5	0			BCD (1/10 sec)
					SWD4	0			
FFE7H	GPR73	GPR72	EISW1	EISW10	GPR73	0	1	0	General-purpose register
					GPR72	0	1	0	General-purpose register
	R/W				EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
					EISW10	0	Enable	Mask	Interrupt mask register (Stopwatch timer 10 Hz)
FFF7H	0	0	ISW1	ISW10	0 *3	_ *2	(R)	(R)	Unused
					0 *3	- *2	Yes	No	Unused
	R		R/W		ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
					ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)

Table 4.9.4.1 Control bits of stopwatch timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

SWD0–SWD7: Stopwatch timer data (FF7DH, FF7EH)

The 1/100 sec and the 1/10 sec data (BCD) can be read from SWD0–SWD3 and SWD4–SWD7, respectively. These eight bits are read only, and writing operations are invalid. At initial reset, the timer data is initialized to "00H".

SWRST: Stopwatch timer reset (FF7CH•D1)

When "1" is written: Stopwatch timer reset When "0" is written: No operation Reading: Always "0"

The stopwatch timer is reset by writing "1" to SWRST. All timer data is set to "0". When the stopwatch timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained. No operation results when "0" is written to SWRST. This bit is write-only, and so is always "0" at reading.

SWRUN: Stopwatch timer RUN/STOP control register (FF7CH•D0)

Controls RUN/STOP of the stopwatch timer.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The stopwatch timer enters the RUN status when "1" is written to the SWRUN register, and the STOP status when "0" is written.

In the STOP status, the timer data is maintained until the next RUN status or the timer is reset. Also, when the STOP status changes to the RUN status, the data that is maintained can be used for resuming the count.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

When data of the counter is read at run mode, proper reading may not be obtained due to the carry from low-order digits (SWD0–SWD3) into high-order digits (SWD4–SWD7) (i.e., in case SWD0–SWD3 and SWD4–SWD7 reading span the timing of the carry). To avoid this occurrence, perform the reading after suspending the counter once and then set the SWRUN to "1" again.

Moreover, it is required that the suspension period not exceed 976 μsec (1/4 cycle of 256 Hz). At initial reset, this register is set to "0".

EISW10: 10Hz interrupt mask register (FFE7H•D0) EISW1: 1Hz interrupt mask register (FFE7H•D1)

These registers are used to select whether to mask the stopwatch timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EISW10, EISW1) are used to select whether to mask the interrupt to the separate frequencies (10 Hz, 1 Hz).

At initial reset, these registers are set to "0".

ISW10: 10 Hz interrupt factor flag (FFF7H•D0) ISW1: 1 Hz interrupt factor flag (FFF7H•D1)

These flags indicate the status of the stopwatch timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags ISW10 and ISW1 correspond to 10 Hz and 1 Hz stopwatch timer interrupts, respectively. The software can judge from these flags whether there is a stopwatch timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by the overflow of the corresponding counters.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.9.5 Programming notes

- (1) When data of the counter is read at run mode, perform the reading after suspending the counter once and then set SWRUN to "1" again. Moreover, it is required that the suspension period not exceed 976 μ sec (1/4 cycle of 256 Hz).
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) When the CR oscillation circuit is selected as the OSC1 oscillation circuit by mask option, the frequencies and times differ from the values described in this section because the oscillation frequency will be 60 kHz (Typ.). Therefore, this timer can not be used for the stopwatch function.

4.10 Programmable Timer

4.10.1 Configuration of programmable timer

The S1C63406/408 has two 8-bit programmable timer systems (timer 0 and timer 1) built-in. Timer 0 and timer 1 are composed of 8-bit presettable down counters and they can be used as 8-bit \times 2 channel programmable timers or a 16-bit \times 1 channel programmable timer by software setting. Timer 0 also has an event counter function using the K03 terminal.

Figure 4.10.1.1 shows the configuration of the programmable timer.

The programmable timer is designed to count down from the initial value set in the counter with software. An underflow according to the initial value occurs by counting down and is used for the following functions:

- Presetting the initial value to the counter to generate the periodical underflow signal
- · Generating an interrupt
- Generating a TOUT signal output from the R12 terminal
- Generating the synchronous clock source for the serial interface (timer 1 underflow is used, and it is possible to set the transfer rate)



Fig. 4.10.1.1 Configuration of programmable timer

4.10.2 Tow separate 8-bit timer (MODE16 = "0") operation

4.10.2.1 Setting of initial value and counting down

Timers 0 and 1 each have a down counter and reload data register.

The reload data registers RLD00–RLD07 (timer 0) and RLD10–RLD17 (timer 1) are used to set the initial value to the down counter.

By writing "1" to the timer reset bit PTRST0 (timer 0) or PTRST1 (timer 1), the down counter loads the initial value set in the reload register RLD. Therefore, down-counting is executed from the stored initial value by the input clock.

The registers PTRUN0 (timer 0) and PTRUN1 (timer 1) are provided to control the RUN/STOP for timers 0 and 1. By writing "1" to the register after presetting the reload data to the down counter, the down counter starts counting down. Writing "0" stops the input count clock and the down counter stops counting. This control (RUN/STOP) does not affect the counter data. The counter maintains its data while stopped, and can restart counting continuing from that data.

The counter data can be read via the data buffers PTD00–PTD07 (timer 0) and PTD10–PTD17 (timer 1) in optional timing. However, the counter has the data hold function the same as the clock timer, that holds the high-order data when the low-order data is read in order to prevent the borrowing operation between low- and high-order reading, therefore be sure to read the low-order data first.

The counter reloads the initial value set in the reload data register RLD when an underflow occurs through the count down. It continues counting down from the initial value after reloading. In addition to reloading the counter, this underflow signal controls the interrupt generation, pulse (TOUT signal) output and clock supplying to the serial interface.



Fig. 4.10.2.1.1 Basic operation timing of down counter

4.10.2.2 Counter mode

The programmable timer can operate in two counter modes, timer mode and event counter mode. It can be selected by software.

(1) Timer mode

The timer mode counts down using the prescaler output as an input clock. In this mode, the programmable timer operates as a periodical timer using the OSC1 or OSC3 oscillation clock as a clock source. Timer 0 can operate in both the timer mode and the event counter mode. The mode can be switched using the timer 0 counter mode selection register EVCNT. When the EVCNT register is set to "0", timer 0 operates in the timer mode.

Timer 1 operates only in the timer mode.

At initial reset, this mode is set.

Refer to Section 4.10.2.1, "Setting of initial value and counting down" for basic operation and control.

The input clock in the timer mode is generated by the prescaler built into the programmable timer. The prescaler generates the input clock by dividing the OSC1 or OSC3 oscillation clock. Refer to the next section for setting the input clock.

(2) Event counter mode

The timer 0 has an event counter function that counts an external clock input to the I/O port K03. This function is selected by writing "1" to the timer 0 counter mode selection register EVCNT. The timer 1 operates only in the timer mode, and cannot be used as an event counter.

In the event counter mode, the clock is supplied to timer 0 from outside of the IC, therefore, the settings of the timer 0 prescaler division ratio selection registers PTPS00 and PTPS01 and the settings of the timer 0 source clock selection register CKSEL0 become invalid.

Count down timing can be selected from either the falling or rising edge of the input clock using the timer 0 pulse polarity selection register PLPOL. When "0" is written to the PLPOL register, the falling edge is selected, and when "1" is written, the rising edge is selected. The count down timing is shown in Figure 4.10.2.2.1.



The event counter mode also includes a noise reject function to eliminate noise such as chattering on the external clock (K03 input signal). This function is selected by writing "1" to the timer 0 function selection register FCSEL.

When "with noise rejector" is selected, an input pulse width for both low and high levels must be 0.98 msec or more to count reliably. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K03 terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) Figure 4.10.2.2.2 shows the count down timing with noise rejecter.


Fig. 4.10.2.2.2 Count down timing with noise rejecter

The operation of the event counter mode is the same as the timer mode except it uses the K03 input as the clock.

Refer to Section 4.10.2.1, "Setting of initial value and counting down" for basic operation and control.

4.10.2.3 Setting of input clock in timer mode

Timer 0 and timer 1 each include a prescaler. The prescalers generate the input clock for each timer by dividing the source clock supplied from the OSC1 or OSC3 oscillation circuit.

The source clock (OSC1 or OSC3) and the division ratio of the prescaler can be selected with software for timer 0 and timer 1 individually.

The set input clock is used for the count clock during operation in the timer mode. When the timer 0 is used in the event counter mode, the following settings become invalid.

The input clock is set in the following sequence.

(1) Selection of source clock

Select the source clock input to each prescaler from either OSC1 or OSC3. This selection is done using the source clock selection registers CKSEL0 (timer 0) and CKSEL1 (timer 1); when "0" is written to the register, OSC1 is selected and when "1" is written, OSC3 is selected.

When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of several msec to several 10 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.

At initial reset, the OSC3 oscillation circuit is set in the OFF state.

(2) Selection of prescaler division ratio

Select the division ratio for each prescaler from among 4 types. This selection is done using the prescaler division ratio selection registers PTPS00/PTPS01 (timer 0) and PTPS10/PTPS11 (timer 1). Table 4.10.2.3.1 shows the correspondence between the setting value and the division ratio.

PTPS11	PTPS10	Broccolor division ratio		
PTPS01	PTPS00	Prescaler division rat		
1	1	Source clock / 256		
1	0	Source clock / 32		
0	1	Source clock / 4		
0	0	Source clock / 1		

Table 4.10.2.3.1 Selection of prescaler division ratio

By writing "1" to the register PTRUN0 (timer 0) or PTRUN1 (timer 1), the prescaler inputs the source clock and outputs the clock divided by the selected division ratio. The counter starts counting down by inputting the clock.

4.10.2.4 Interrupt function

The programmable timer can generate an interrupt due to an underflow of the timer 0 and timer 1. See Figure 4.10.2.1.1 for the interrupt timing.

An underflow of timer 0 and timer 1 sets the corresponding interrupt factor flag IPT0 (timer 0) or IPT1 (timer 1) to "1", and generates an interrupt. The interrupt can also be masked by setting the corresponding interrupt mask register EIPT0 (timer 0) or EIPT1 (timer 1). However, the interrupt factor flag is set to "1" by an underflow of the corresponding timer regardless of the interrupt mask register setting.

4.10.2.5 Setting of TOUT output

The programmable timer can generate a TOUT signal due to an underflow of timer 0 or timer 1. The TOUT signal is generated by dividing the underflows in 1/2. It is possible to select which timer's underflow is to be used by the TOUT output channel selection register CHSEL. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected. Figure 4.10.2.5.1 shows the TOUT signal waveform when the channel is changed.



Fig. 4.10.2.5.1 TOUT signal waveform at channel change

The TOUT signal can be output from the R12 terminal. Programmable clocks can be supplied to external devices.

Figure 4.10.2.5.2 shows the configuration of the R12 port.



Fig. 4.10.2.5.2 Configuration of R12

The output of the TOUT signal is controlled by the PTOUT register. When "1" is written to the PTOUT register, the TOUT signal is output from the R12 terminal and when "0" is written, the terminal goes high (VDD) level. However, the data register R12 must always be "1".

Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register. Figure 4.10.2.5.3 shows the output waveform of the TOUT signal.



4.10.2.6 Transfer rate setting for serial interface

The signal that is made from underflows of timer 1 by dividing them in 1/2, can be used as the clock source for the serial interface.

The programmable timer outputs the clock to the serial interface by setting timer 1 into RUN state (PTRUN1 = "1"). It is not necessary to control with the PTOUT register.

PTRUN1 _	
Timer 1 underflow	
Source clock for serial I/F	
Fig. 4.10.2	2.6.1 Synchronous clock of serial interface

A setting value for the RLD1X register according to a transfer rate is calculated by the following expression:

RLD1X = fosc / (2 * bps * division ratio of the prescaler) - 1 fosc: Oscillation frequency (OSC1/OSC3) bps: Transfer rate (00H can be set to RLD1X)

4.10.3 One channel ×16-bit timer (MODE16 = "1") operation

Timer 0 and timer 1 are chained together to form 16-bit down counter low byte in timer 0, high byte in timer 1.

4.10.3.1 Setting of initial value and counting down

Timers 0 and 1 each have a down counter and reload data register.

The reload data registers RLD00–RLD07 (timer 0) and RLD10–RLD17 (timer 1) are used to set the initial value to the down counter.

By writing "1" to the timer reset bit PTRST0 (timer 0) or PTRST1 (timer 1), the down counter loads the initial value set in the reload register RLD. Therefore, down-counting is executed from the stored initial value by the input clock.

The register PTRUN0 (timer 0) is used to control the RUN/STOP for timers 0 and 1. By writing "1" to the register after presetting the reload data to the down counter, the down counter starts counting down. Writing "0" stops the input count clock and the down counter stops counting. This control (RUN/STOP) does not affect the counter data. The counter maintains its data while stopped, and can restart counting continuing from that data.

The counter data can be read via the data buffers PTD00–PTD07 (timer 0) and PTD10–PTD17 (timer 1) in optional timing. However, the counter has the data hold function the same as the clock timer, that holds the high-order data when the low-order data is read in order to prevent the borrowing operation between low- and high-order reading, therefore be sure to read the low-order data first.

The counter reloads the initial value set in the reload data register RLD when an underflow occurs through the count down. It continues counting down from the initial value after reloading. In addition to reloading the counter, this underflow signal controls the interrupt generation, pulse (TOUT signal) output and clock supplying to the serial interface.

4.10.3.2 Counter mode

The programmable timer can operate in two counter modes, timer mode and event counter mode. It can be selected by software.

(1) Timer mode

The timer mode counts down using the prescaler output as an input clock. In this mode, the programmable timer operates as a periodical timer using the OSC1 or OSC3 oscillation clock as a clock source. The programmable timer can operate in both the timer mode and the event counter mode. The mode can be switched using the timer 0 counter mode selection register EVCNT. When the EVCNT register is set to "0", the programmable timer operates in the timer mode. At initial reset, this mode is set.

Refer to Section 4.10.3.1, "Setting of initial value and counting down" for basic operation and control.

The input clock in the timer mode is generated by the prescaler built into the programmable timer. The prescaler generates the input clock by dividing the OSC1 or OSC3 oscillation clock. Refer to the next section for setting the input clock.

(2) Event counter mode

The programmable timer has an event counter function that counts an external clock input to the I/O port K03. This function is selected by writing "1" to the timer 0 counter mode selection register EVCNT.

In the event counter mode, the clock is supplied to timer 0 from outside of the IC, therefore, the settings of the timer 0 prescaler division ratio selection registers PTPS00 and PTPS01 and the settings of the timer 0 source clock selection register CKSEL0 become invalid.

Count down timing can be selected from either the falling or rising edge of the input clock using the timer 0 pulse polarity selection register PLPOL. When "0" is written to the PLPOL register, the falling edge is selected, and when "1" is written, the rising edge is selected. The count down timing is shown in Figure 4.10.3.2.1.



The event counter mode also includes a noise reject function to eliminate noise such as chattering on the external clock (K03 input signal). This function is selected by writing "1" to the timer 0 function selection register FCSEL.

When "with noise rejector" is selected, an input pulse width for both low and high levels must be 0.98 msec or more to count reliably. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K03 terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) Figure 4.10.3.2.2 shows the count down timing with noise rejecter.



Fig. 4.10.3.2.2 Count down timing with noise rejecter

The operation of the event counter mode is the same as the timer mode except it uses the K03 input as the clock.

Refer to Section 4.10.3.1, "Setting of initial value and counting down" for basic operation and control.

4.10.3.3 Setting of input clock in timer mode

The 16 bit programmable timer include a prescaler. The prescalers generate the input clock for this programmable timer by dividing the source clock supplied from the OSC1 or OSC3 oscillation circuit. The source clock (OSC1 or OSC3) and the division ratio of the prescaler can be selected with software. The set input clock is used for the count clock during operation in the timer mode. When the 16 bit programmable timer is used in the event counter mode, the following settings become invalid.

The input clock is set in the following sequence.

(1) Selection of source clock

Select the source clock input to the prescaler from either OSC1 or OSC3. This selection is done using the source clock selection register CKSEL0 (timer 0); when "0" is written to the register, OSC1 is selected and when "1" is written, OSC3 is selected.

When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.

At initial reset, the OSC3 oscillation circuit is set in the OFF state.

(2) Selection of prescaler division ratio

Select the division ratio for the prescaler from among 4 types. This selection is done using the prescaler division ratio selection registers PTPS00/PTPS01 (timer 0). Table 4.10.3.3.1 shows the correspondence between the setting value and the division ratio.

PTPS01	PTPS00	Prescaler division ratio	
1	1	Source clock / 256	
1	0	Source clock / 32	
0	1	Source clock / 4	
0	0	Source clock / 1	

 Table 4.10.3.3.1
 Selection of prescaler division ratio

By writing "1" to the register PTRUN0 (timer 0), the prescaler inputs the source clock and outputs the clock divided by the selected division ratio. The counter starts counting down by inputting the clock.

4.10.3.4 Interrupt function

The programmable timer can generate an interrupt due to an underflow.

An underflow of this 16 bit programmable timer sets the corresponding interrupt factor flag IPT1 (timer 1) to "1", and generates an interrupt. The interrupt can also be masked by setting the corresponding interrupt mask register EIPT1 (timer 1). However, the interrupt factor flag is set to "1" by an underflow of the corresponding timer regardless of the interrupt mask register setting.

4.10.3.5 Setting of TOUT output

The programmable timer can generate a TOUT signal due to an underflow of this 16 bit programmable timer. The TOUT signal is generated by dividing the underflows in 1/2.

The TOUT signal can be output from the R12 terminal. Programmable clocks can be supplied to external devices.

Figure 4.10.3.5.1 shows the configuration of the R12 port.



Fig. 4.10.3.5.1 Configuration of R12

The output of a TOUT signal is controlled by the PTOUT register. When "1" is written to the PTOUT register, the TOUT signal is output from the R12 terminal and when "0" is written, the terminal goes high (VDD) level. However, the data register R12 must always be "1".

Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register. Figure 4.10.3.5.2 shows the output waveform of the TOUT signal.



4.10.3.6 Transfer rate setting for serial interface

The signal that is made from underflows of the 16 bit programmable timer by dividing them in 1/2, can be used as the clock source for the serial interface.

The programmable timer outputs the clock to the serial interface by setting this 16 bit programmable timer into RUN state (PTRUN0 = "1"). It is not necessary to control with the PTOUT register.

PTRUN0	
16 bit programmable timer underfrow	
Source clock for serial I/F	
Fig. 4.10.3.6.1	Synchronous clock of serial interface

A setting value for the RLD1X register according to a transfer rate is calculated by the following expression:

RLD1X, RLD0X = fosc / (2 * bps * division ratio of the prescaler) - 1 fosc: Oscillation frequency (OSC1/OSC3) bps: Transfer rate (00H can be set to RLD1X)

4.10.4 I/O memory of programmable timer

Table 4.10.4.1 shows the I/O addresses and the control bits for the programmable timer.

MODE16 EVCNT FCSEL PLPOL MODE16 0 16-bit × 1 8-bit × 2 8-bit × 2 or 16-bit × 1 timer mode FFC0H MODE16 EVCNT FCSEL PLPOL 0 Event ct. Timer Timer 0 counter mode selection R/W PLPOL 0 Image: 1 mer 0	selection nt counter mode) or event counter mode)		
FFC0H MODE16 EVCNT FCSEL PLPOL MODE16 0 16-bit × 1 8-bit × 2 8-bit × 2 8-bit × 2 8-bit × 1 timer mode FFC0H FCSEL PLPOL 0 If -bit × 1 8-bit × 2	selection nt counter mode) or event counter mode)		
FFC0H R/W FCSEL 0 Event ct. Timer Timer 0 counter mode selection R/W PLPOL 0 Image: Custom 1 and	nt counter mode) or event counter mode)		
R/W FCSEL 0 With NR No NR Timer 0 function selection (for even plene) R/W PLPOL 0 Image: Plene pl	nt counter mode) or event counter mode)		
PLPOL 0 Imer 0 pulse polarity selection (for curve provide	or event counter mode)		
CHEEL DTOUT CKEEL CHEEL O Imeri Imero TOUT output channel selection			
FFC1H			
RW CKSEL1 0 OSC3 OSC1 Prescaler I source clock selection			
DTPC01 0 DSC3 DSC1 Prescaler 0 source clock selection	N 0 1 2 2		
PTPS01 PTPS00 PTRST0 PTRUN0 PTPS00 0 PTPS01, 00 PTPS01,	$\frac{0}{0} \frac{0}{1/1} \frac{1}{1/4} \frac{1}{1/32} \frac{1}{1/256}$		
FFC2H	o 111 111 1102 11200		
R/W W R/W PTRUNO 0 Bun Stop Timer 0 Run/Stop			
PTPS11 0	0 1 2 3		
PTPS11 PTPS10 PTRS11 PTRUN1 PTPS10 0 division ratio Division ratio	$\frac{1}{0}$ $\frac{1}{1/1}$ $\frac{1}{1/4}$ $\frac{1}{32}$ $\frac{1}{256}$		
FFC3H PTRST1*3 - *2 Reset Invalid Timer 1 reset (reload)			
R/W W R/W PTRUN1 0 Run Stop Timer 1 Run/Stop			
RLD03 0 7 MSB			
RLD03 RLD02 RLD01 RLD00 RLD02 0			
RLD01 0 Programmable timer 0 reload da	ta (low-order 4 bits)		
R/W RLD00 0 LSB			
RLD07 0 MSB			
RLD07 RLD06 RLD05 RLD04 RLD06 0 Programmable timer 0 reload da	ta (high order 1 hits)		
RLD05 0	ta (lligh-older 4 olts)		
RLD04 0 LSB			
RLD13 0 MSB			
FEC6H Programmable timer 1 reload da	ta (low-order 4 bits)		
RLD11 0 RIV	riogrammable timer ricioad data (low-order 4 bits)		
RLD10 0 JLSB			
RLD17 RLD16 RLD15 RLD14 RLD17 0 MSB			
FFC7H RLD16 0 Programmable timer 1 reload da	ta (high-order 4 bits)		
R/W PLD14 0 LEP	I SB		
PTD03 PTD02 PTD01 PTD00 PTD02 0			
FFC8H Programmable timer 0 data (low	-order 4 bits)		
R PTD00 0 LSB			
PTD07 0 7 MSB			
PTD07 PTD06 PTD05 PTD04 PTD06 0			
FFC9H Programmable timer 0 data (hig	h-order 4 bits)		
R PTD04 0 LSB			
PTD IA DTD IA DTD IA PTD IA 0 MSB			
PTD13 PTD12 PTD11 PTD10 PTD12 0	andon (hita)		
PTD11 0 PTD11 0	-order 4 bits)		
R PTD10 0 LSB			
PTD17 PTD16 PTD16 PTD17 0 MSB			
FECBH PTD17 F1010 F1013 F1014 PTD16 0 Programmable timer 1 data (hig	n-order 4 hits)		
PTD15 0 PTD15 0			
PTD14 0 JLSB			
GPR23 GPR22 EIPT1 EIPT0 GPR23 0 1 0 General-purpose register			
FFE2H GPH22 0 1 0 General-purpose register	11 (1)		
R/W EIPTI 0 Enable Mask Interrupt mask register (Programm	able timer 1)		
EIPTU U Enable Mask Interrupt mask register (Programm	able timer 0)		
0 0 IPT1 IPT0 0×3 $- \times 2$ (H) (H) Unused			
FFF2H	e timer 1)		
R R/W IPTO 0 Recet Invalid Interrupt factor flag (Programmabi	e timer ()		
*1 Initial value at initial resolt *2 Not eat in the sizevit *2 Constantly "0" when here a	a canor of		

Table 4.10.4.1 Control bits of programmable timer

CKSEL0: Prescaler 0 source clock selection register (FFC1H•D0) CKSEL1: Prescaler 1 source clock selection register (FFC1H•D1)

Selects the source clock of the prescaler.

When "1" is written: OSC3 clock When "0" is written: OSC1 clock Reading: Valid

The source clock for the prescaler is selected from OSC1 or OSC3. When "0" is written to the CKSEL0 register, the OSC1 clock is selected as the input clock for the prescaler 0 (for timer 0) and when "1" is written, the OSC3 clock is selected.

Same as above, the source clock for prescaler 1 is selected by the CKSEL1 register.

When the event counter mode is selected to timer 0, the setting of the CKSEL0 register becomes invalid. At initial reset, these registers are set to "0".

PTPS00, PTPS01: Timer 0 prescaler division ratio selection register (FFC2H•D2, D3) PTPS10, PTPS11: Timer 1 prescaler division ratio selection register (FFC3H•D2, D3) Selects the division ratio of the prescaler.

Two bits of PTPS00 and PTPS01 are the prescaler division ratio selection register for timer 0, and two bits of PTPS10 and PTPS11 are for timer 1. The prescaler division ratios that can be set by these registers are shown in Table 4.10.4.2.

		51		
PTPS11	PTPS10	Droccolor division rotio		
PTPS01	PTPS00			
1	1	Source clock / 256		
1	0	Source clock / 32 Source clock / 4		
0	1			
0	0	Source clock / 1		

Table 4.10.4.2 Selection of prescaler division ratio

When the event counter mode is selected to timer 0, the setting of the PTPS00 and PTPS01 becomes invalid.

At initial reset, these registers are set to "0".

EVCNT: Timer 0 counter mode selection register (FFC0H•D2)

Selects a counter mode for timer 0.

When "1" is written: Event counter mode When "0" is written: Timer mode Reading: Valid

The counter mode for timer 0 is selected from either the event counter mode or timer mode. When "1" is written to the EVCNT register, the event counter mode is selected and when "0" is written, the timer mode is selected.

At initial reset, this register is set to "0".

MODE16: 8-bit \times 2 or 16-bit \times 1 timer mode selection register (FFC0H•D3)

Selects 8-bit $\times\,2$ channels mode (timer 0 and timer 1) or 16-bit $\times\,1$ channel mode.

When "1" is written: 16-bit $\times 1$ channel When "0" is written: 8-bit $\times 2$ channels (timer 0 and timer 1) Reading: Valid

When 8-bit \times 2 channels is selected, timer 0 and timer 1 can be used independently. When 16-bit \times 1 channel is selected, timer 0 and timer 1 are chained together and are used as a 16-bit programmable timer. The clock is input to timer 0 and interrupts will be generated from timer 1. At initial reset, this register is set to "0".

FCSEL: Timer 0 function selection register (FFC0H•D1)

Selects whether the noise rejector of the clock input circuit will be used or not in the event counter mode.

When "1" is written: With noise rejecter When "0" is written: Without noise rejecter Reading: Valid

When "1" is written to the FCSEL register, the noise rejecter is used and counting is done by an external clock (K03) with 0.98 msec or more pulse width. (The noise rejecter allows the counter to input the clock at the second falling edge of the internal 2,048 Hz signal after changing the input level of the K03 terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec or less.) When "0" is written to the FCSEL register, the noise rejector is not used and the counting is done directly

When "0" is written to the FCSEL register, the noise rejector is not used and the counting is done directly by an external clock input to the K03 terminal.

Setting of this register is effective only when timer 0 is used in the event counter mode. At initial reset, this register is set to "0".

PLPOL: Timer 0 pulse polarity selection register (FFC0H•D0)

Selects the count pulse polarity in the event counter mode.

When "1" is written: Rising edge When "0" is written: Falling edge Reading: Valid

The count timing in the event counter mode (timer 0) is selected from either the falling edge of the external clock input to the K03 terminal or the rising edge. When "0" is written to the PLPOL register, the falling edge is selected and when "1" is written, the rising edge is selected.

Setting of this register is effective only when timer 0 is used in the event counter mode.

At initial reset, this register is set to "0".

RLD00–RLD07: Timer 0 reload data register (FFC4H, FFC5H)

RLD10–RLD17: Timer 1 reload data register (FFC6H, FFC7H)

Sets the initial value for the counter.

The reload data written in this register is loaded to the respective counters. The counter counts down using the data as the initial value for counting.

Reload data is loaded to the counter when the counter is reset by writing "1" to the PTRST0 or PTRST1 register, or when counter underflow occurs.

At initial reset, these registers are set to "00H".

PTD00–PTD07: Timer 0 counter data (FFC8H, FFC9H)

PTD10–PTD17: Timer 1 counter data (FFCAH, FFCBH)

Count data in the programmable timer can be read from these latches.

The low-order 4 bits of the count data in timer 0 can be read from PTD00–PTD03, and the high-order data can be read from PTD04–PTD07. Similarly, for timer 1, the low-order 4 bits can be read from PTD10–PTD13, and the high-order data can be read from PTD14–PTD17.

Since the high-order 4 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first.

Since these latches are exclusively for reading, the writing operation is invalid.

At initial reset, these counter data are set to "00H".

PTRST0: Timer 0 reset (reload) (FFC2H•D1) PTRST1: Timer 1 reset (reload) (FFC3H•D1)

Resets the timer and presets reload data to the counter.

When "1" is written: Reset When "0" is written: No operation Reading: Always "0"

By writing "1" to PTRST0, the reload data in the reload register RLD00–RLD07 is preset to the counter in timer 0. Similarly, the reload data in RLD10–RLD17 is preset to the counter in timer 1 by PTRST1. When the counter is preset in the RUN status, the counter restarts immediately after presetting. In the case of STOP status, the reload data is preset to the counter and is maintained. No operation results when "0" is written.

Since these bits are exclusively for writing, always set to "0" during reading.

PTRUN0: Timer 0 RUN/STOP control register (FFC2H•D0) PTRUN1: Timer 1 RUN/STOP control register (FFC3H•D0)

Controls the RUN/STOP of the counter.

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The counter in timer 0 starts counting down by writing "1" to the PTRUN0 register and stops by writing "0".

In STOP status, the counter data is maintained until the counter is reset or is set in the next RUN status. When STOP status changes to RUN status, the data that has been maintained can be used for resuming the count.

Same as above, the timer 1 counter is controlled by the PTRUN1 register. At initial reset, these registers are set to "0".

CHSEL: TOUT output channel selection register (FFC1H•D3)

Selects the channel used for TOUT signal output.

When "1" is written: Timer 1 When "0" is written: Timer 0 Reading: Valid

This register selects which timer's underflow (timer 0 or timer 1) is used to generate a TOUT signal. When "0" is written to the CHSEL register, timer 0 is selected and when "1" is written, timer 1 is selected. In the 16-bit \times 2 channels mode (MODE16 = "1"), timer 1 is always selected regardless of this register setting. At initial reset, this register is set to "0".

PTOUT: TOUT output control register (FFC1H•D2)

Turns TOUT signal output ON and OFF.

When "1" is written: ON When "0" is written: OFF Reading: Valid

PTOUT is the output control register for the TOUT signal. When "1" is written to the register, the TOUT signal is output from the R12 terminal and when "0" is written, the terminal goes high (VDD) level. However, the data register R12 must always be "1". At initial reset, this register is set to "0".

EIPT0: Timer 0 interrupt mask register (FFE2H•D0)

EIPT1: Timer 1 interrupt mask register (FFE2H•D1)

These registers are used to select whether to mask the programmable timer interrupt or not.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

Timer 0 and timer 1 interrupts can be masked individually by the interrupt mask registers EIPT0 (timer 0) and EIPT1 (timer 1).

At initial reset, these registers are set to "0".

IPT0: Timer 0 interrupt factor flag (FFF2H•D0) IPT1: Timer 1 interrupt factor flag (FFF2H•D1)

These flags indicate the status of the programmable timer interrupt.

When "1" is read:	Interrupt has occurred
When "0" is read:	Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags IPT0 and IPT1 correspond to timer 0 and timer 1 interrupts, respectively. The software can judge from these flags whether there is a programmable timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by the underflows of the corresponding counters. These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.10.5 Programming notes

(1) When reading counter data, be sure to read the low-order 4 bits (PTD00-PTD03, PTD10-PTD13) first. Furthermore, the high-order 4 bits (PTD04-PTD07, PTD14-PTD17) should be read within 0.73 msec of reading the low-order 4 bits (PTD00-PTD03, PTD10-PTD13).
For the 16 bit × 1 mode, be sure to read as following sequence: (PTD00-PTD03) → (PTD04-PTD07) → (PTD10-PTD13) → (PTD14-PTD17)
The read sequence time should be within 1.46 msec.

(2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops.

Figure 4.10.5.1 shows the timing chart for the RUN/STOP control.

Input clock		
PTRUN0/PTRUN1 (RD)		
	"1" (RUN)	"0" (STOP)
PTRUN0/PTRUN1 (WR)	<pre></pre>	<pre></pre>
PID0X/PID1X	<u>42H (41H)(40H)(3</u> H	HI3FHI 3DH
Fig. 4.10.5.1 Tir	ning chart for RUN/ST	TOP control

It is the same even in the event counter mode. Therefore, be aware that the counter does not enter RUN/STOP status if a clock is not input after setting the RUN/STOP control register (PTRUN0).

- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time interval of at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit.

At initial reset, the OSC3 oscillation circuit is set in the OFF state.

- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (6) For the reason below, pay attention to the reload data write timing when changing the interval of the programmable timer interrupts while the programmable timer is running.

The programmable timer counts down at the falling edge of the input clock and at the same time it generates an interrupt if the counter underflows. Then it starts loading the reload data to the counter and the counter data is determined at the next rising edge of the input clock (period shown in as ① in the figure).



Fig. 4.10.5.2 Reload timing for programmable timer

To avoid improper reloading, do not rewrite the reload data after an interrupt occurs until the counter data is determined including the reloading period ^①. Be especially careful when using the OSC1 (low-speed clock) as the clock source of the programmable timer and the CPU is operating with OSC3 (high-speed clock).

4.11 Serial Interface

4.11.1 Configuration of serial interface

The S1C63406/408 incorporates a full duplex serial interface (when asynchronous system is selected) that allows the user to select either clock synchronous system or asynchronous system.

The data transfer method can be selected in software.

When the clock synchronous system is selected, 8-bit data transfer is possible.

When the asynchronous system is selected, either 7-bit or 8-bit data transfer is possible, and a parity check of received data and the addition of a parity bit for transmitting data can automatically be done by selecting in software.

Figure 4.11.1.1 shows the configuration of the serial interface.



Fig. 4.11.1.1 Configuration of serial interface

Serial interface input/output terminals, SIN, SOUT, SCLK and SRDY are shared with the I/O ports P20-P23. In order to utilize these terminals for the serial interface input/output terminals, proper settings have to be made with registers ESIF, SMD0 and SMD1. (At initial reset, these terminals are set as I/O port terminals.)

The direction of I/O port terminals set for serial interface input/output terminals are determined by the signal and transfer mode for each terminal. Furthermore, the settings for the corresponding I/O control registers for the I/O ports become invalid.

	··· ··································
Terminal	When serial interface is selected
P20	SIN
P21	SOUT
P22	SCLK
P23	SRDY

Table 4.11.1.1 Configuration of input/output terminals

* The terminals used may change according to the transfer mode.

SIN and SOUT are serial data input and output terminals which function identically in clock synchronous system and asynchronous system. SCLK is exclusively for use with clock synchronous system and functions as a synchronous clock input/output terminal. SRDY is exclusively for use in clock synchronous slave mode and functions as a send-receive ready signal output terminal.

When asynchronous system is selected, since SCLK and SRDY are superfluous, the I/O port terminals P22 and P23 can be used as I/O ports.

In the same way, when clock synchronous master mode is selected, since SRDY is superfluous, the I/O port terminal P23 can be used as I/O port.

4.11.2 Mask option

Since the input/output terminals of the serial interface is shared with the I/O ports (P20–P23), the mask option that selects the output specification for the I/O port is also applied to the serial interface. The output specification of the terminals SOUT, SCLK (for clock synchronous master mode) and SRDY (for clock synchronous slave mode) that are used as output in the input/output port of the serial interface is respectively selected by the mask options of P21, P22 and P23. Either complementary output or N-channel open drain output can be selected as the output specification. However, when N-channel open drain output is selected, do not apply a voltage exceeding the power supply voltage to the terminal.

4.11.3 Transfer modes

There are four transfer modes for the serial interface and mode selection is made by setting the two bits of the mode selection registers SMD0 and SMD1 as shown in the table below.

		5
SMD1	SMD0	Mode
1	1	8-bit asynchronous
1	0	7-bit asynchronous
0	1	Clock synchronous slave
0	0	Clock synchronous master

Table 4.11.3.1 Transfer modes

Table 4 11 3 2	Terminal	settings	corresponding	to each	transfer mode
<i>Tuble</i> 4.11.3.2	rerminai	senings	corresponding	to each	transfer mode

Mode	SIN	SOUT	SCLK	SRDY
Asynchronous 8-bit	Input	Output	P22	P23
Asynchronous 7-bit	Input	Output	P22	P23
Clock synchronous slave	Input	Output	Input	Output
Clock synchronous master	Input	Output	Output	P23

At initial reset, transfer mode is set to clock synchronous master mode.

Clock synchronous master mode

In this mode, the internal clock is utilized as a synchronous clock for the built-in shift registers, and 8bit clock synchronous serial transfers can be performed with this serial interface as the master. The synchronous clock is also output from the $\overline{\text{SCLK}}$ terminal which enables control of the external (slave side) serial I/O device. Since the $\overline{\text{SRDY}}$ terminal is not utilized in this mode, it can be used as an I/O port.

Figure 4.11.3.1(a) shows the connection example of input/output terminals in the clock synchronous master mode.

Clock synchronous slave mode

In this mode, a synchronous clock from the external (master side) serial input/output device is utilized and 8-bit clock synchronous serial transfers can be performed with this serial interface as the slave.

The synchronous clock is input to the SCLK terminal and is utilized by this interface as the synchronous clock.

Furthermore, the $\overline{\text{SRDY}}$ signal indicating the transmit-receive ready status is output from the $\overline{\text{SRDY}}$ terminal in accordance with the serial interface operating status.

In the slave mode, the settings for registers SCS0 and SCS1 used to select the clock source are invalid. Figure 4.11.3.1(b) shows the connection example of input/output terminals in the clock synchronous slave mode.

7-bit asynchronous mode

In this mode, 7-bit asynchronous transfer can be performed. Parity check during data reception and addition of parity bit (odd/even/none) during transmitting can be specified and data processed in 7 bits with or without parity. Since this mode employs the internal clock, the SCLK terminal is not used. Furthermore, since the SRDY terminal is not utilized either, both of these terminals can be used as I/O ports.

Figure 4.11.3.1(c) shows the connection example of input/output terminals in the asynchronous mode.

8-bit asynchronous 8-bit mode

In this mode, 8-bit asynchronous transfer can be performed. Parity check during data reception and addition of parity bit (odd/even/none) during transmitting can be specified and data processed in 8 bits with or without parity. Since this mode employs the internal clock, the SCLK terminal is not used. Furthermore, since the SRDY terminal is not utilized either, both of these terminals can be used as I/O ports.

Figure 4.11.3.1(c) shows the connection example of input/output terminals in the asynchronous mode.



Fig. 4.11.3.1 Connection examples of serial interface I/O terminals

4.11.4 Clock source

There are four clock sources and selection is made by setting the two bits of the clock source selection register SCS0 and SCS1 as shown in table below.

SCS1	SCS0	Clock source
1	1	Programmable timer
1	0	fosc3 / 93
0	1	fosc3 / 372
0	0	fosc3 / 186

Table 4.11.4.1 Clock source

This register setting is invalid in clock synchronous slave mode and the external clock input from the SCLK terminal is used.

When the "programmable timer" is selected, the programmable timer 1 underflow signal is divided by 2 and this signal used as the clock source. With respect to the transfer rate setting, see "4.10 Programmable Timer". At initial reset, the synchronous clock is set to "fosc3/186".

Whichever clock is selected, the signal is further divided by 1/16 and then used as the synchronous clock. Furthermore, external clock input is used as is for $\overline{\text{SCLK}}$ in clock synchronous slave mode.



Fig. 4.11.4.1 Division of the synchronous clock

Table 4.11.4.2 shows an examples of transfer rates and OSC3 oscillation frequencies when the clock source is set to programmable timer.

Transfer rate	fosc3 = 3.580 MHz				
(bps)	PSC1X	RLD1X			
19,200	0 (1/1)	05H			
9,600	0 (1/1)	0BH			
4,800	0 (1/1)	16H			
2,400	0 (1/1)	2EH			
1,200	0 (1/1)	5CH			
600	0 (1/1)	В9Н			
300	1 (1/4)	5CH			
150	1 (1/4)	В9Н			

Table 4.11.4.2 OSC3 oscillation frequencies and transfer rates

When the demultiplied signal of the OSC3 oscillation circuit is made the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the serial interface.

A time interval of several msec to several 10 msec, from the turning ON of the OSC3 oscillation circuit to until the oscillation stabilizes, is necessary, due to the oscillation element that is used. Consequently, you should allow an adequate waiting time after turning ON of the OSC3 oscillation, before starting transmitting/receiving of serial interface. (The oscillation start time will vary somewhat depending on the oscillator and on the externally attached parts. Refer to the oscillation start time example indicated in Chapter 7, "Electrical Characteristics".)

At initial reset, the OSC3 oscillation circuit is set to OFF status.

4.11.5 Transmit-receive control

Below is a description of the registers which handle transmit-receive control. With respect to transmitreceive control procedures and operations, please refer to the following sections in which these are discussed on a mode by mode basis.

Shift register and receive data buffer

Exclusive shift registers for transmitting and receiving are installed in this serial interface. Consequently, duplex communication simultaneous transmit and receive is possible when the asynchronous system is selected.

Data being transmitted are written to TRXD0–TRXD7 and converted to serial through the shift register and is output from the SOUT terminal.

In the reception section, a receive data buffer is installed separate from the shift register. Data being received are input to the SIN terminal and is converted to parallel through the shift register and written to the receive data buffer.

Since the receive data buffer can be read even during serial input operation, the continuous data is received efficiently.

However, since buffer functions are not used in clock synchronous mode, be sure to read out data before the next data reception begins.

Transmit enable register and transmit control bit

For transmit control, use the transmit enable register TXEN and transmit control bit TXTRG.

The transmit enable register TXEN is used to set the transmit enable/disable status. When "1" is written to this register to set the transmitting enable status, clock input to the shift register is enabled and the system is ready to transmit data. In the clock synchronous mode, synchronous clock input/output from the \overline{SCLK} terminal is also enabled.

The transmit control bit TXTRG is used as the trigger to start transmitting data.

Data to be transmitted is written to the transmit data shift register, and when transmitting preparations a recomplete, "1" is written to TXTRG whereupon data transmitting begins.

When interrupt has been enabled, an interrupt is generated when the transmission is completed. If there is subsequent data to be transmitted it can be sent using this interrupt.

In addition, TXTRG can be read as a status bit. When set to "1", it indicates transmitting operation, and "0" indicates transmitting stop.

For details on timing, see the timing chart which gives the timing for each mode.

When not transmitting, set TXEN to "0" to disable transmition.

Receive enable register, receive control bit

For receiving control, use the receive enable register RXEN and receive control bit RXTRG. Receive enable register RXEN is used to set receiving enable/disable status. When "1" is written into this register to set the receiving enable status, clock input to the shift register is enabled and the system is ready to receive data. In the clock synchronous mode, synchronous clock input/output from the \overline{SCLK} terminal is also enabled.

With the above setting, receiving begins and serial data input from the SIN terminal goes to the shift register.

The operation of the receive control bit RXTRG is slightly different depending on whether a clock synchronous system or an asynchronous system is being used.

In the clock synchronous system, the receive control bit TXTRG is used as the trigger to start receiving data.

When received data has been read and the preparation for next data receiving is completed, write "1" into RXTRG to start receiving. (When "1" is written to RXTRG in slave mode, SRDY switches to "0".)

In an asynchronous system, RXTRG is used to prepare for next data receiving. After reading the received data from the receive data buffer, write "1" into RXTRG to signify that the receive data buffer is empty. If "1" is not written into RXTRG, the overrun error flag OER will be set to "1" when the next receiving operation is completed. (An overrun error will be generated when receiving is completed between reading the received data and the writing of "1" to RXTRG.)

In addition, RXTRG can be read as a status bit. In either clock synchronous mode or asynchronous mode, when RXTRG is set to "1", it indicates receiving operation and when set to "0", it indicates that receiving has stopped.

For details on timing, see the timing chart which gives the timing for each mode.

When you do not receive, set RXEN to "0" to disable receiving.

4.11.6 Operation of clock synchronous transfer

Clock synchronous transfer involves the transfer of 8-bit data by synchronizing it to eight clocks. The same synchronous clock is used by both the transmitting and receiving sides.

When the serial interface is used in the master mode, the clock signal selected using SCS0 and SCS1 is further divided by 1/16 and employed as the synchronous clock. This signal is then sent via the $\overline{\text{SCLK}}$ terminal to the slave side (external serial I/O device).

When used in the slave mode, the clock input to the SCLK terminal from the master side (external serial input/output device) is used as the synchronous clock.

In the clock synchronous mode, since one clock line (SCLK) is shared for both transmitting and receiving, transmitting and receiving cannot be performed simultaneously. (Half duplex only is possible in clock synchronous mode.)

Transfer data is fixed at 8 bits and both transmitting and receiving are conducted with the LSB (bit 0) coming first.



Fig. 4.11.6.1 Transfer data configuration using clock synchronous mode

Below is a description of initialization when performing clock synchronous transfer, transmit-receive control procedures and operations.

With respect to serial interface interrupt, see "4.11.8 Interrupt function".

Initialization of serial interface

When performing clock synchronous transfer, the following initial settings must be made.

(1) Setting of transmitting/receiving disable

To set the serial interface into a status in which both transmitting and receiving are disabled, "0" must be written to both the transmit enable register TXEN and the receive enable register RXEN. Fix these two registers to a disable status until data transfer actually begins.

(2) Port selection

Because serial interface input/output ports SIN, SOUT, SCLK and SRDY are set as I/O port terminals P20–P23 at initial reset, "1" must be written to the serial interface enable register ESIF in order to set these terminals for serial interface use.

(3) Setting of transfer mode

Select the clock synchronous mode by writing the data as indicated below to the two bits of the mode selection registers SMD0 and SMD1.

Master mode: SMD0 = "0", SMD1 = "0" Slave mode: SMD0 = "1", SMD1 = "0"

(4) Clock source selection

In the master mode, select the synchronous clock source by writing data to the two bits of the clock source selection registers SCS0 and SCS1. (See Table 4.11.4.1.) This selection is not necessary in the slave mode.

The parity enable register EPR is also assigned to this address, however, since parity is not necessary in the clock synchronous mode, parity check will not take place regardless of how they are set.

(5) Clock source control

When the master mode is selected and programmable timer for the clock source is selected, set transfer rate on the programmable timer side. (See "4.10 Programmable Timer".) When the divided signal of OSC3 oscillation circuit is selected for the clock source, be sure that the OSC3 oscillation circuit is turned ON prior to commencing data transfer. (See "4.3 Oscillation Circuit".)

Note that the frequency of the serial interface clock is limited to a maximum of 2 MHz.

Data transmit procedure

The control procedure and operation during transmitting is as follows.

- (1) Write "0" in the transmit enable register TXEN and the receive enable register RXEN to reset the serial interface.
- (2) Write "1" in the transmit enable register TXEN to set into the transmitting enable status.
- (3) Write the transmitting data into TRXD0–TRXD7.
- (4) In case of the master mode, confirm the receive ready status on the slave side (external serial input/ output device), if necessary. Wait until it reaches the receive ready status.
- (5) Write "1" in the transmit control bit TXTRG and start transmitting.

In the master mode, this control causes the synchronous clock to change to enable and to be provided to the shift register for transmitting and output from the $\overline{\text{SCLK}}$ terminal.

In the slave mode, it waits for the synchronous clock to be input from the SCLK terminal. The transmitting data of the shift register shifts one bit at a time at each falling edge of the synchronous clock and is output from the SOUT terminal. When the final bit (MSB) is output, the SOUT terminal is maintained at that level, until the next transmitting

The transmitting complete interrupt factor flag ISTR is set to "1" at the point where the data transmitting of the shift register is completed. When interrupt has been enabled, a transmitting complete interrupt is generated at this point.

Set the following transmitting data using this interrupt.

(6) Repeat steps (3) to (5) for the number of bytes of transmitting data, and then set the transmit disable status by writing "0" to the transmit enable register TXEN, when the transmitting is completed.



Fig. 4.11.6.2 Transmit procedure in clock synchronous mode

begins.

Data receive procedure

The control procedure and operation during receiving is as follows.

- (1) Write "0" in the receive enable register RXEN and transmit enable register TXEN to reset the serial interface.
- (2) Write "1" in the receive enable register RXEN to set into the receiving enable status.
- (3) In case of the master mode, confirm the transmit ready status on the slave side (external serial input/output device), if necessary. Wait until it reaches the transmit ready status.
- (4) Write "1" in the receive control bit RXTRG and start receiving.

In the master mode, this control causes the synchronous clock to change to enable and is provided to the shift register for receiving and output from the $\overline{\text{SCLK}}$ terminal.

In the slave mode, it waits for the synchronous clock to be input from the SCLK terminal. The received data input from the SIN terminal is successively incorporated into the shift register in synchronization with the rising edge of the synchronous clock. At the point where the data of the 8th bit has been incorporated at the final (8th) rising edge of the synchronous clock, the content of the shift register is sent to the receive data buffer and the receiving complete interrupt factor flag ISRC is set to "1". When interrupt has been enabled, a receiving complete

- interrupt is generated at this point.(5) Read the received data from TRXD0-TRXD7 using
- receiving complete interrupt.
- (6) Repeat steps (3) to (5) for the number of bytes of receiving data, and then set the receive disable status by writing "0" to the receive enable register RXEN, when the receiving is completed.



Fig. 4.11.6.3 Receiving procedure in clock synchronous mode

Transmit/receive ready (SRDY) signal

When this serial interface is used in the clock synchronous slave mode (external clock input), an SRDY signal is output to indicate whether or not this serial interface can transmit/receive to the master side (external serial input/output device). This signal is output from the SRDY terminal and when this interface enters the transmit or receive enable (READY) status, it becomes "0" (Low level) and becomes "1" (High level) when there is a BUSY status, such as during transmit/receive operation. The SRDY signal changes the "1" to "0," immediately after writing "1" into the transmit control bit TXTRG or the receive control bit RXTRG and returns from "0" to "1", at the point where the first synchronous clock has been input (falling edge).

When you have set in the master mode, control the transfer by inputting the same signal from the slave side using the input port or I/O port. At this time, since the SRDY terminal is not set and instead P23 functions as the I/O port, you can apply this port for said control.

Timing chart

The timing chart for the clock synchronous system transmission is shown in Figure 4.11.6.4. TXEN RXEN TXTRG (RD) RXTRG (RD) RXTRG (WR) TXTRG (WR) SCLK SCLK SIN (D0(D1)(D2)(D3)(D4)(D5)(D6)(D7 SOUT (D0/D1/D2/D3/D4/D5/D6/D7 7F TRXD 1st data Interrupt Interrupt (a) Transmit timing for master mode (c) Receive timing for master mode TXEN RXEN RXTRG (RD) TXTRG (RD) RXTRG (WR) TXTRG (WR) SCLK SCLK (D0)(D1)(D2)(D3)(D4)(D5)(D6)(D7 SIN (D0/D1/D2/D3/D4/D5/D6/D7 SOUT TRXD 7F 1st data / 7F SRDY SRDY Interrupt Interrupt (b) Transmit timing for slave mode (d) Receive timing for slave mode

Fig. 4.11.6.4 Timing chart (clock synchronous system transmission)

4.11.7 Operation of asynchronous transfer

Asynchronous transfer is a mode that transfers by adding a start bit and a stop bit to the front and the back of each piece of serial converted data. In this mode, there is no need to use a clock that is fully synchronized clock on the transmit side and the receive side, but rather transmission is done while adopting the synchronization at the start/stop bits that have attached before and after each piece of data. The RS-232C interface functions can be easily realized by selecting this transfer mode.

This interface has separate transmit and receive shift registers and is designed to permit full duplex transmission to be done simultaneously for transmitting and receiving.

For transfer data in the 7-bit asynchronous mode, either 7 bits data (no parity) or 7 bits data + parity bit can be selected. In the 8-bit asynchronous mode, either 8 bits data (no parity) or 8 bits data + parity bit can be selected.

Parity can be even or odd, and parity checking of received data and adding a party bit to transmitting data will be done automatically. Thereafter, it is not necessary to be conscious of parity itself in the program.

The start bit and stop bit are respectively fixed at one bit and data is transmitted and received by placing the LSB (bit 0) at the front.



Fig. 4.11.7.1 Transfer data configuration for asynchronous system

Here following, we will explain the control sequence and operation for initialization and transmitting / receiving in case of asynchronous data transfer. See "4.11.8 Interrupt function" for the serial interface interrupts.

Initialization of serial interface

The below initialization must be done in cases of asynchronous system transfer.

(1) Setting of transmitting/receiving disable

To set the serial interface into a status in which both transmitting and receiving are disabled, "0" must be written to both the transmit enable register TXEN and the receive enable register RXEN. Fix these two registers to a disable status until data transfer actually begins.

(2) Port selection

Because serial interface input/output terminals SIN and SOUT are set as I/O port terminals P20 and P21 at initial reset, "1" must be written to the serial interface enable register ESIF in order to set these terminals for serial interface use.

 $\overline{\text{SCLK}}$ and $\overline{\text{SRDY}}$ terminals set in the clock synchronous mode are not used in the asynchronous mode. These terminals function as I/O port terminals P22 and P23.

(3) Setting of transfer mode

Select the asynchronous mode by writing the data as indicated below to the two bits of the mode selection registers SMD0 and SMD1.

7-bit mode: SMD0 = "0", SMD1 = "1" 8-bit mode: SMD0 = "1", SMD1 = "1"

(4) Parity bit selection

When checking and adding parity bits, write "1" into the parity enable register EPR to set to "with parity check". As a result of this setting, in the 7-bit asynchronous mode, it has a 7 bits data + parity bit configuration and in the 8-bit asynchronous mode it has an 8 bits data + parity bit configuration. In this case, parity checking for receiving and adding a party bit for transmitting is done automatically in hardware. Moreover, when "with parity check" has been selected, "odd" or "even" parity must be further selected in the parity mode selection register PMD. When "0" is written to the PMD register to select "without parity check" in the 7-bit asynchronous

mode, data configuration is set to 7 bits data (no parity) and in the 8-bit asynchronous mode (no parity) it is set to 8 bits data (no parity) and parity checking and parity bit adding will not be done.

(5) Clock source selection

Select the clock source by writing data to the two bits of the clock source selection registers SCS0 and SCS1. (See Table 4.11.4.1.)

(6) Clock source control

When the programmable timer is selected for the clock source, set transfer rate on the programmable timer side. (See "4.10 Programmable Timer".)

When the divided signal of OSC3 oscillation circuit is selected for the clock source, be sure that the OSC3 oscillation circuit is turned ON prior to commencing data transfer. (See "4.3 Oscillation Circuit".)

Data transmit procedure

The control procedure and operation during transmitting is as follows.

- (1) Write "0" in the transmit enable register TXEN to reset the serial interface.
- (2) Write "1" in the transmit enable register TXEN to set into the transmitting enable status.
- (3) Write the transmitting data into TRXD0–TRXD7. Also, when 7-bit data is selected, the TRXD7 data becomes invalid.
- (4) Write "1" in the transmit control bit TXTRG and start transmitting.

This control causes the shift clock to change to enable and a start bit (LOW) is output to the SOUT terminal in synchronize to its rising edge. The transmitting data set to the shift register is shifted one bit at a time at each rising edge of the clock thereafter and is output from the SOUT terminal. After the data output, it outputs a stop bit (HIGH) and HIGH level is maintained until the next start bit is output.

The transmitting complete interrupt factor flag ISTR is set to "1" at the point where the data transmitting is completed. When interrupt has been enabled, a transmitting complete interrupt is generated at this point. Set the following transmitting data using this interrupt.

(5) Repeat steps (3) to (4) for the number of bytes of transmitting data, and then set the transmit disable status by writing "0" to the transmit enable register TXEN, when the transmitting is completed.



Fig. 4.11.7.2 Transmit procedure in asynchronous mode

Data receive procedure

The control procedure and operation during receiving is as follows.

- (1) Write "0" in the receive enable register RXEN to set the receiving disable status and to reset the respective PER, OER, FER flags that indicate parity, overrun and framing errors.
- (2) Write "1" in the receive enable register RXEN to set into the receiving enable status.
- (3) The shift clock will change to enable from the point where the start bit (LOW) has been input from the SIN terminal and the receive data will be synchronized to the rising edge following the second clock, and will thus be successively incorporated into the shift register.

After data bits have been incorporated, the stop bit is checked and, if it is not HIGH, it becomes a framing error and the error interrupt factor flag ISER is set to "1". When interrupt has been enabled, an error interrupt is generated at this point. When receiving is completed, data in the shift register is transferred to the receive data buffer and the receiving complete interrupt flag ISRC is set to "1". When interrupt has been enabled, a receiving complete interrupt is generated at this point. (When an overrun error is generated, the interrupt factor flag ISRC is not set to "1" and a receiving complete interrupt is not generated.)



Fig. 4.11.7.3 Receiving procedure in asynchronous mode

If "with parity check" has been selected, a parity check is executed when data is transferred into the receive data buffer from the shift register and if a parity error is detected, the error interrupt factor flag is set to "1". When the interrupt has been enabled, an error interrupt is generated at this point just as in the framing error mentioned above.

- (4) Read the received data from TRXD0-TRXD7 using receiving complete interrupt.
- (5) Write "1" to the receive control bit RXTRG to inform that the receive data has been read out. When the following data is received prior to writing "1" to RXTRG, it is recognized as an overrun error and the error interrupt factor flag is set to "1". When the interrupt has been enabled, an error interrupt is generated at this point just as in the framing error and parity error mentioned above.
- (6) Repeat steps (3) to (5) for the number of bytes of receiving data, and then set the receive disable status by writing "0" to the receive enable register RXEN, when the receiving is completed.

Receive error

During receiving the following three types of errors can be detected by an interrupt.

(1) Parity error

When writing "1" to the EPR register to select "with parity check", a parity check (vertical parity check) is executed during receiving. After each data bit is sent a parity check bit is sent. The parity check bit is a "0" or a "1". Even parity checking will cause the sum of the parity bit and the other bits to be even. Odd parity causes the sum to be odd. This is checked on the receiving side. The parity check is performed when data received in the shift register is transferred to the receive data buffer. It checks whether the parity check bit is a "1" or a "0" (the sum of the bits including the parity bit) and the parity set in the PMD register match. When it does not match, it is recognized as an parity error and the parity error flag PER and the error interrupt factor flag ISER is set to "1". When interrupt has been enabled, an error interrupt is generated at this point. The PER flag is reset to "0" by writing "1".

Even when this error has been generated, the received data corresponding to the error is transferred in the receive data buffer and the receive operation also continues.

The received data at this point cannot assured because of the parity error.

(2) Framing error

In asynchronous transfer, synchronization is adopted for each character at the start bit ("0") and the stop bit ("1"). When receiving has been done with the stop bit set at "0", the serial interface judges the synchronization to be off and a framing error is generated. When this error is generated, the framing error flag FER and the error interrupt factor flag ISER are set to "1". When interrupt has been enabled, an error interrupt is generated at this point.

The FER flag is reset to "0" by writing "1".

Even when this error has been generated, the received data for it is loaded into the receive data buffer and the receive operation also continues. However, even when it does not become a framing error with the following data receipt, such data cannot be assured.

Even when this error has been generated, the received data corresponding to the error is transferred in the receive data buffer and the receive operation also continues. However, even when it does not become a framing error with the following data receiving, such data cannot be assured.

(3) Overrun error

When the next data is received before "1" is written to RXTRG, an overrun error will be generated, because the previous receive data will be overwritten. When this error is generated, the overrun error flag OER and the error interrupt factor flag ISER are set to "1". When interrupt has been enabled, an error interrupt is generated at this point. The OER flag is reset to "0" by writing "1" into it.

Even when this error has been generated, the received data corresponding to the error is transferred in the receive data buffer and the receive operation also continues.

Furthermore, when the timing for writing "1" to RXTRG and the timing for the received data transfer to the receive data buffer overlap, it will be recognized as an overrun error.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)

Timing chart

Figure 4.11.7.4 show the asynchronous transfer timing chart.

TXEN		
TXTRG(RD)		
TXTRG(WR)		
Sumpling —— clock	mmmm	
SOUT (In 8-bit mode/No Interrupt	D0 D1 D2 D3 D4 D5 D6 D7 on parity)	
	(a) Transmit timing	
RXEN		
RXTRG(RD)		
RXTRG(WR)	1	
Sumpling		
SIN	D0 D1 D2 D3 D4 D5 D6 D7	D0 D1 D2 D3 D4 D5 D6 D7
TRXD	1st data	2st data
OER control signal		
OER		
Interrupt	♠	· •
	(b) Receive timing	

Fig. 4.11.7.4 Timing chart (asynchronous transfer)

4.11.8 Interrupt function

This serial interface includes a function that generates the below indicated three types of interrupts.

- Transmitting complete interrupt
- Receiving complete interrupt
- Error interrupt

The interrupt factor flag ISxx and the interrupt mask register EISxx for the respective interrupt factors are provided and then the interrupt can be disabled/enabled by the software.

Figure 4.11.8.1 shows the configuration of the serial interface interrupt circuit.



Fig. 4.11.8.1 Configuration of serial interface interrupt circuit

Transmit completion interrupt

This interrupt factor is generated at the point where the sending of the data written into the shift register has been completed and sets the interrupt factor flag ISTR to "1". When set in this manner, if the corresponding interrupt mask register EISTR is set to "1" and the CPU is set to interrupt enabled status (I flag = "1"), an interrupt will be generated to the CPU.

When the interrupt mask register EISTR has been set to "0" and interrupt has been disabled, no interrupt is generated to the CPU. Even in this case, the interrupt factor flag ISTR is set to "1". The interrupt factor flag ISTR is reset to "0" by writing "1".

The following transmitting data can be set and the transmitting can be started (writing "1" to TXTRG) after this interrupt factor occurs.

Receive completion interrupt

This interrupt factor is generated at the point where receiving has been completed and the receive data incorporated into the shift register has been transferred into the receive data buffer and it sets the interrupt factor flag ISRC to "1". When set in this manner, if the corresponding interrupt mask register EISRC is set to "1" and the CPU is set to interrupt enabled status (I flag = "1"), an interrupt will be generated to the CPU.

When the interrupt mask register EISRC has been set to "0" and interrupt has been disabled, no interrupt is generated to the CPU. Even in this case, the interrupt factor flag ISRC is set to "1". The interrupt factor flag ISRC is reset to "0" by writing "1".

The generation of this interrupt factor allows reading of the received data.

Also, the interrupt factor flag ISRC is set to "1" when a parity error or framing error is generated.

Error interrupt

This interrupt factor is generated at the point where a parity error, framing error or overrun error is detected during receiving and it sets the interrupt factor flag ISER to "1". When set in this manner, if the corresponding interrupt mask register EISER is set to "1" and the CPU is set to interrupt enabled status (I flag = "1"), an interrupt will be generated to the CPU.

When the interrupt mask register EISER has been set to "0" and interrupt has been disabled, an interrupt is not generated to the CPU. Even in this case, the interrupt factor flag ISER is set to "1". The interrupt factor flag ISER is reset to "0" by writing "1".

Since all three types of errors result in the same interrupt factor, you should identify the error that has been generated by the error flags PER (parity error), OER (overrun error) and FER (framing error).

4.11.9 I/O memory of serial interface

Table 4.11.9.1 show the serial interface control bits and their addresses.

Table 4.11.9.1	Serial	interface	control	bits
----------------	--------	-----------	---------	------

		Reg	ister									
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment			
					PPL23	1	On	Off	P23 pull-up control register			
									General-purpose register when SIF (clock sync. slave) is selected			
	PPL23	PPL22	PPL21	PPL20	PPL22	1	On	Off	P22 pull-up control register			
									General-purpose register when SIF (clock sync. master) is selected			
FEIGH									SCLK (I) pull-up control register			
114511									when SIF (clock sync. slave) is selected			
					PPL21	1	On	Off	P21 pull-up control register (ESIF=0)			
		R/	W						General-purpose register when SIF is selected			
					PPL20	1	On	Off	P20 pull-up control register (ESIF=0)			
									SIN pull-up control register when SIF is selected			
	0	SMD1	SMD0	ESIE	0 *3	_ *2			Unused $[SMD1, 0] 0 1$			
FF70H	Ū	ONIDT	OWIDO	LOII	SMD1	0			Serial I/F [SMD1 0] 2 3			
117011	B		R/W		SMD0	0			☐ mode selection Mode Async. 7-bit Async. 8-bit			
					ESIF	0	SIF	I/O	Serial I/F enable (P2x port function selection)			
	FPR	PMD	SCS1	SCS0	EPR	0	Enable	Disable	Parity enable register			
FF71H		1 1110	0001	0000	PMD	0	Odd	Even	Parity mode selection			
		B/	W		SCS1	0			Clock source [SCS1, 0] 0 1 2 3			
					SCS0	0	_		☐ selection Mode 1200bps 600bps 2400bps PT			
					RXTRG	0	Run	Stop	Serial I/F receive status (reading)			
	RXTRG	RXEN	TXTRG	TXEN			Trigger	-	Serial I/F receive trigger (writing)			
FF72H					RXEN	0	Enable	Disable	Serial I/F receive enable			
	544		TXTRG	0	Run	Stop	Serial I/F transmit status (reading)					
	R/W						Irigger		Serial I/F transmit trigger (writing)			
					IXEN	0	Enable	Disable	Serial I/F transmit enable			
						- *2	Бинон	No orror	Unused			
	0	FER	PER	OER	FER	0	Booot	NO error	Framing error flag status (reading)			
EE73H					DED	0	Error	-	Parity arror flag status (reading)			
117011						Ū	Bosot		Parity error flag reset (writing)			
	R		R/W		OFR	0	Frror	No error	Overrun error flag status (reading)			
						Ŭ	Reset	_	Overrun error flag reset (writing)			
					TRXD3	_ *2	High	Low				
	TRXD3	TRXD2	TRXD1	TRXD0	TRXD2	_ *2	High	Low				
FF74H					TRXD1	_ *2	High	Low	Serial I/F transmit/receive data (low-order 4 bits)			
		R/	W		TRXDO	_ *2	Hiah	Low				
					TRXD7	_ *2	Hiah	Low				
	TRXD7	TRXD6	TRXD5	TRXD4	TRXD6	<u> </u>	High	Low				
FF75H					TRXD5	_ *2	High	Low	Serial I/F transmit/receive data (high-order 4 bits)			
		R/	W	TRXD4		_ *2	High	Low				
	0.0000		FIOTO		GPR33	0	1	0	General-purpose register			
FFFOU	GPR33	EISER	EISTR	EISRC	EISER	0	Enable	Mask	Interrupt mask register (Serial I/F error)			
FFE3H					EISTR	0	Enable	Mask	Interrupt mask register (Serial I/F transmit completion)			
			vv		EISRC	0	Enable	Mask	Interrupt mask register (Serial I/F receive completion)			
	0				0 *3	_ *2	(R)	(R)	Unused			
FEE3H	0	ISER	ыR	ISHU	ISER	0	Yes	No	Interrupt factor flag (Serial I/F error)			
111501	Р				ISTR	0	(W)	(W)	Interrupt factor flag (Serial I/F transmit completion)			
	п		U/ 11		ISRC	0	Reset	Invalid	Interrupt factor flag (Serial I/F receive completion)			

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

ESIF: Serial interface enable register (P2 port function selection) (FF70H•D0)

Sets P20–P23 to the input/output port for the serial interface.

When "1" is written: Serial interface When "0" is written: I/O port Reading: Valid

The ESIF is the serial interface enable register and P20–P23 terminals become serial input/output terminals (SIN, SOUT, $\overline{\text{SCLK}}$, $\overline{\text{SRDY}}$) when "1" is written, and they become I/O port terminals when "0" is written.

Also, see Table 4.11.3.2 for the terminal settings according to the transfer modes. At initial reset, this register is set to "0".

PPL20: SIN pull-up control register (FF49H•D0) PPL22: SCLK pull-up control register (FF49H•D2)

Sets the pull-up of the SIN terminal and the SCLK terminals (in the slave mode).

When "1" is written: Pull-up ON When "0" is written: Pull-up OFF Reading: Valid

Sets the pull-up resistor built into the SIN (P20) and $\overline{\text{SCLK}}$ (P22) terminals to ON or OFF. $\overline{\text{SCLK}}$ pull-up is effective only in the slave mode. In the master mode, the PPL22 register can be used as a general purpose register.

At initial reset, these registers are set to "1" and the lines are pulled up.

SMD0, SMD1: Serial interface mode selection register (FF70H•D1, D2)

Set the transfer modes as shown in Table 4.11.9.2.

Table 4.11.9.2	Transfer	mode	settings
----------------	----------	------	----------

SMD1	SMD0	Mode
1	1	8-bit asynchronous
1	0	7-bit asynchronous
0	1	Clock synchronous slave
0	0	Clock synchronous master

SMD0 and SMD1 can also read out.

At initial reset, this register is set to "0".

SCS0, SCS1: Clock source selection register (FF71H•D0, D1)

Select the clock source as shown in Table 4.11.9.3.

Table 4.11.9.3	Clock source selection
----------------	------------------------

SCS1	SCS0	Clock source
1	1	Programmable timer
1	0	fosc3 / 93
0	1	fosc3 / 372
0	0	fosc3 / 186

SCS0 and SCS1 can also be read out.

In the clock synchronous slave mode, setting of this register is invalid. At initial reset, this register is set to "0".

EPR: Parity enable register (FF71H•D3)

Selects the parity function.

When "1" is written: With parity When "0" is written: Non parity Reading: Valid

Selects whether or not to check parity of the received data and to add a parity bit to the transmitting data. When "1" is written to EPR, the most significant bit of the received data is considered to be the parity bit and a parity check is executed. A parity bit is added to the transmitting data. When "0" is written, neither checking is done nor is a parity bit added.

Parity is valid only in asynchronous mode and the EPR setting becomes invalid in the clock synchronous mode.

At initial reset, this register is set to "0".

PMD: Parity mode selection register (FF71H•D2)

Selects odd parity/even parity.

When "1" is written: Odd parity When "0" is written: Even parity Reading: Valid

When "1" is written to PMD, odd parity is selected and even parity is selected when "0" is written. The parity check and addition of a parity bit is only valid when "1" has been written to EPR. When "0" has been written to EPR, the parity setting by PMD becomes invalid. At initial reset, this register is set to "0".

TXEN: Transmit enable register (FF72H•D0)

Sets the serial interface to the transmit enabled status.

When "1" is written: Transmit enabled When "0" is written: Transmit disabled Reading: Valid

When "1" is written to TXEN, the serial interface shifts to the transmit enabled status and shifts to the transmit disabled status when "0" is written.

Set TXEN to "0" when making the initial settings of the serial interface and similar operations. At initial reset, this register is set to "0".

TXTRG: Transmit trigger/status (FF72H•D1)

Functions as the transmit start trigger and the operation status indicator (transmitting/stop status).

When "1" is read: During transmitting When "0" is read: During stop

When "1" is written: Start transmitting When "0" is written: Invalid

Starts transmitting when "1" is written to TXTRG after writing the transmitting data.

TXTRG can be read as the status. When set to "1", it indicates transmitting operation, and "0" indicates transmitting stop.

At initial reset, TXTRG is set to "0".

RXEN: Receive enable register (FF72H•D2)

Sets the serial interface to the receive enabled status.

When "1" is written: Receive enabled When "0" is written: Receive disabled Reading: Valid

When "1" is written to RXEN, the serial interface shifts to the receive enabled status and shifts to the receive disabled status when "0" is written.

Set RXEN to "0" when making the initial settings of the serial interface and similar operations. At initial reset, this register is set to "0".

RXTRG: Receive trigger/status (FF72H•D3)

Functions as the receive start trigger or preparation for the following data receiving and the operation status indicator (during receiving/during stop).

When "1" is read: During receiving When "0" is read: During stop

When "1" is written: Start receiving/following data receiving preparation When "0" is written: Invalid

RXTRG has a slightly different operation in the clock synchronous system and the asynchronous system.

The RXTRG in the clock synchronous system is used as the trigger for starting receive operation. Write "1" into RXTRG to start receiving at the point where the receive data has been read and the following receive preparation has been done. (In the slave mode, <u>SRDY</u> becomes "0" at the point where "1" has been written into into the RXTRG.)

In the asynchronous system, RXTRG is used for preparation of the following data receiving. Read the received data located in the receive data buffer and write "1" into RXTRG to inform that the receive data buffer has shifted to empty. When "1" has not been written to RXTRG, the overrun error flag OER is set to "1" at the point where the following receiving has been completed. (When the receiving has been completed between the operation to read the received data and the operation to write "1" into RXTRG, an overrun error occurs.)

In addition, RXTRG can be read as the status. In either clock synchronous mode or asynchronous mode, when RXTRG is set to "1", it indicates receiving operation and when set to "0", it indicates that receiving has stopped.

At initial reset, RXTRG is set to "0".

TRXD0–TRXD7: Transmit/receive data (FF74H, FF75H)

During transmitting Transmitting data is set.

> When "1" is written: High level When "0" is written: Low level

Write the transmitting data prior to starting transmition.

In the case of continuous transmitting, wait for the transmit completion interrupt, then write the data. The TRXD7 becomes invalid for the 7-bit asynchronous mode.

Converted serial data for which the bits set at "1" as High (VDD) level and for which the bits set at "0" as Low (VSS) level are output from the SOUT terminal.

During receiving

The received data is stored.

When "1" is read: High level When "0" is read: Low level

The data from the receive data buffer can be read out.

Since the sift register is provided separately from this buffer, reading can be done during a receive operation in the asynchronous mode. (The buffer function is not used in the clock synchronous mode.)

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)

Read the data after waiting for a receive completion interrupt.

When performing parity check in the 7-bit asynchronous mode, "0" is loaded into the 8th bit (TRXD7) that corresponds to the parity bit.

The serial data input from the SIN terminal is level converted, making the High (VDD) level bit "1" and the Low (Vss) level bit "0" and is then loaded into this buffer.

At initial reset, the buffer content is undefined.

OER: Overrun error flag (FF73H•D0)

Indicates the generation of an overrun error.

When "1" is read: Error When "0" is read: No error

When "1" is written: Reset to "0" When "0" is written: Invalid

OER is an error flag that indicates the generation of an overrun error and becomes "1" when an error has been generated.

An overrun error is generated when a receiving of data has completed prior to writing "1" to RXTRG in the asynchronous mode.

OER is reset to "0" by writing "1".

OER is set to "0" at initial reset or when RXEN is set to "0".

PER: Parity error flag (FF73H•D1)

Indicates the generation of a parity error.

When "1" is read: Error When "0" is read: No error

When "1" is written: Reset to "0" When "0" is written: Invalid

PER is an error flag that indicates the generation of a parity error and becomes "1" when an error has been generated.

When a parity check is performed in the asynchronous mode, a parity error will be generated if data that does not match the parity is received.

PER is reset to "0" by writing "1".

PER is set to "0" at initial reset or when RXEN is set to "0".

FER: Framing error flag (FF73H•D2)

Indicates the generation of a framing error.

When "1" is read: Error When "0" is read: No error

When "1" is written: Reset to "0" When "0" is written: Invalid

FER is an error flag that indicates the generation of a framing error and becomes "1" when an error has been generated.

When the stop bit for the receiving in the asynchronous mode has become "0", a framing error is generated.

FER is reset to "0" by writing "1".

FER is set to "0" at initial reset or when RXEN is set to "0".

EISRC, EISTR, EISER: Interrupt mask registers (FFE3H•D0, D1, D2)

Enables or disables the generation of an interrupt for the CPU.

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

EISRC, EISTR and EISER are interrupt mask registers that respectively correspond to the interrupt factors for receivie completion, transmit completion and receive error. Interrupts set to "1" are enabled and interrupts set to "0" are disabled.

At initial reset, these registers are set to "0".

ISRC, ISTR, ISER: Interrupt factor flags (FFF3H•D0, D1, D2)

Indicates the serial interface interrupt generation status.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

ISRC, ISTR and ISER are interrupt factor flags that respectively correspond to the interrupts for receivie completion, transmit completion and receive error, and are set to "1" by generation of each factor. Transmit completion interrupt factor is generated at the point where the data transmition of the shift register has been completed.

Receive completion interrupt factor is generated at the point where the received data has been transferred into the receive data buffer.

Receive error interrupt factor is generated when a parity error, framing error or overrun error has been detected during data receiving.

When set in this manner, if the corresponding interrupt enable mask is set to "1" and the CPU is set to interrupt enabled status (I flag = "1"), an interrupt will be generated to the CPU.

Regardless of the interrupt mask register setting, the interrupt factor flag will be set to "1" by the occurrence of an interrupt generation condition.

The interrupt factor flag is reset to "0" by writing "1".

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0".

4.11.10 Programming notes

- (1) Be sure to initialize the serial interface mode in the transmit/receive disabled status (TXEN = RXEN = "0").
- (2) Do not perform double trigger (writing "1") to TXTRG (RXTRG) when the serial interface is in the transmitting (receiving) operation.
- (3) In the clock synchronous mode, since one clock line (SCLK) is shared for both transmitting and receiving, transmitting and receiving cannot be performed simultaneously. (Half duplex only is possible in clock synchronous mode.) Consequently, be sure not to write "1" to RXTRG (TXTRG) when TXTRG (RXTRG) is "1".
- (4) When a parity error or flaming error is generated during receiving in the asynchronous mode, the receiving error interrupt factor flag ISER is set to "1" prior to the receive completion interrupt factor flag ISRC for the time indicated in Table 4.11.10.1. Consequently, when an error is generated, you should reset the receiving complete interrupt factor flag ISRC to "0" by providing a wait time in error processing routines and similar routines.

When an overrun error is generated, the receiving complete interrupt factor flag ISRC is not set to "1" and a receiving complete interrupt is not generated.

Clock source	Time difference				
fosc3 / n	1/2 cycles of fosc3 / n				
Programmable timer	1 cycle of timer 1 underflow				

Table 4.11.10.1 Time difference between ISER and ISRC on error generation

(5) When the demultiplied signal of the OSC3 oscillation circuit is made the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the serial interface.

A time interval of 5 msec, from the turning ON of the OSC3 oscillation circuit to until the oscillation stabilizes, is necessary, due to the oscillation element that is used. Consequently, you should allow an adequate waiting time after turning ON of the OSC3 oscillation, before starting transmitting/receiving of serial interface. (The oscillation start time will vary somewhat depending on the oscillator and on the externally attached parts. Refer to the oscillation start time example indicated in Chapter 7, "Electrical Chracteristics".)

At initial reset, the OSC3 oscillation circuit is set to OFF status.

- (6) Be aware that the maximum clock frequency for the serial interface is limited to 2 MHz.
- (7) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.12 SVD (Supply Voltage Detection) Circuit

4.12.1 Configuration of SVD circuit

The S1C63406/408 has a built-in SVD (supply voltage detection) circuit, so that the software can find when the source voltage lowers.

Turning the SVD circuit ON/OFF and the SVD criteria voltage setting can be done with software. Figure 4.12.1.1 shows the configuration of the SVD circuit.



Fig. 4.12.1.1 Configuration of SVD circuit

4.12.2 SVD operation

The SVD circuit compares the criteria voltage set by software and the supply voltage (VDD terminal–Vss terminal) and sets its results into the SVDDT latch. By reading the data of this SVDDT latch, it can be determined by means of software whether the supply voltage is normal or has dropped.

The criteria voltage can be set for the 16 types shown in Table 4.12.2.1 by the SVDS3–SVDS0 registers. When "0" is written to the SVDS3–SVDS0 register, the supply voltage detection voltage is set to 1.30 V. When "8" is written to the SVDS3–SVDS0 register, it is set to 2.10 V.

SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)	SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)
0	1	1	1	2.00	1	1	1	1	2.80
0	1	1	0	1.90	1	1	1	0	2.70
0	1	0	1	1.80	1	1	0	1	2.60
0	1	0	0	1.70	1	1	0	0	2.50
0	0	1	1	1.60	1	0	1	1	2.40
0	0	1	0	1.50	1	0	1	0	2.30
0	0	0	1	1.40	1	0	0	1	2.20
0	0	0	0	1.30	1	0	0	0	2.10

Table 4.12.2.1 Criteria voltage setting

When the SVDON register is set to "1", source voltage or external voltage detection by the SVD circuit is executed. As soon as the SVDON register is reset to "0", the result is loaded to the SVDDT latch and the SVD circuit goes OFF.

To obtain a stable detection result, the SVD circuit must be ON for at least 100μ sec. So, to obtain the SVD detection result, follow the programming sequence below.

- 1. Set SVDON to "1"
- 2. Maintain for 100 µsec minimum
- 3. Set SVDON to "0"
- 4. Read SVDDT

When the SVD circuit is ON, the IC draws a large current, so keep the SVD circuit off unless it is.
4.12.3 I/O memory of SVD circuit

Table 4.12.3.1 shows the I/O addresses and the control bits for the SVD circuit.

Address	Register							Commont	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
FF04H	SVDS3	SVDS2	SVDS1	SVDS0	SVDS3	0			SVD criteria voltage setting
					SVDS2	0			$\begin{bmatrix} 13VD35-0 & 0 & 1 & 2 & 5 & 4 & 5 & 0 & 7 \\ \hline Voltage(V) & 1.30 & 1.40 & 1.50 & 1.60 & 1.70 & 1.80 & 1.90 & 2.00 \end{bmatrix}$
		B	w		SVDS1	0			[SVDS3-0] 8 9 10 11 12 13 14 15
				SVDS0	0			□ Voltage(V) 2.10 2.20 2.30 2.40 2.50 2.60 2.70 2.80	
	0	0	SVDDT	SVDON	0 *3	_ *2			Unused
FF05H					0 *3	- *2			Unused
	R R/W		BW	SVDDT	0	Low	Normal	SVD evaluation data	
			H/W	SVDON	0	On	Off	SVD circuit On/Off	

Table 4.12.3.1 Control bits of SVD circuit

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

SVDS3–SVDS0: SVD criteria voltage setting register (FF04H)

Criteria voltage for SVD is set as shown in Table 4.12.2.1. At initial reset, this register is set to "0".

SVDON: SVD control (ON/OFF) register (FF05H•D0)

Turns the SVD circuit ON and OFF.

When "1" is written: SVD circuit ON When "0" is written: SVD circuit OFF Reading: Valid

When the SVDON register is set to "1", a source voltage detection is executed by the SVD circuit. As soon as SVDON is reset to "0", the result is loaded to the SVDDT latch. To obtain a stable detection result, the SVD circuit must be ON for at least 100 µsec.

At initial reset, this register is set to "0".

SVDDT: SVD data (FF05H•D1)

This is the result of supply voltage detection.

When "0" is read: Supply voltage (VDD-VSS) ≥ Criteria voltage When "1" is read: Supply voltage (VDD-VSS) < Criteria voltage Writing: Invalid

The result of supply voltage detection at time of SVDON is set to "0" can be read from this latch. At initial reset, SVDDT is set to "0".

4.12.4 Programming notes

- (1) To obtain a stable detection result, the SVD circuit must be ON for at least 100μ sec. So, to obtain the SVD detection result, follow the programming sequence below.
 - 1. Set SVDON to "1"
 - 2. Maintain for 100 µsec minimum
 - 3. Set SVDON to "0"
 - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.

4.13 Heavy Load Protection Function

4.13.1 Outline of heavy load protection function

The S1C63406/408 has a heavy load protection function for when the battery load becomes heavy, such as when an external lamp is lit or the buzzer is on (piezoelectric buzzer is driven). In such case, the heavy load protection function is suitable.

The normal mode (heavy load protection function is off) changes to the heavy load protection mode (heavy load protection function is on) when the software changes the mode to the heavy load protection mode (HLMOD = "1").

Note: In the heavy load protection mode, more current is consumed than in the normal mode. Unless necessary, do not select the heavy load protection mode with the software.

4.13.2 I/O memory of heavy load protection function

Table 4.13.2.1 shows the I/O address and the control bit for the heavy load protection function.

Addroop		Reg	ister						Comment	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	HLMOD	0	WDEN	WDRST	HLMOD	0	On	Off	Heavy load protection	
					0 *3	_*2			Unused	
FF0/H	DAM	-	DAM		WDEN	1	Enable	Disable	Watchdog timer enable	
	R/W	R	R/W	W	WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)	

Table 4.13.2.1 Control bit of heavy load protection function

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

HLMOD: Heavy load protection (FF07H•D3)

Heavy load protection On/Off is controlled with this register.

When "1" is written: Heavy load protection on When "0" is written: Heavy load protection off Reading: Valid

The device enters the heavy load protection mode by writing "1" to HLMOD, and returns to the normal mode by writing "0".

At initial reset, this register is set to "0".

4.13.3 Programming note

Be aware that current consumption increases in the heavy load protection mode.

4.14 Interrupt and HALT/SLEEP

<Interrupt types>

The S1C63406/408 provides the following interrupt functions.

External interrupt:	 Input port interrupt 	(4 systems)
Internal interrupt:	Watchdog timer interrupt	(NMI, 1 system)
	Programmable timer interrupt	(2 systems)
	Serial interface interrupt	(3 systems)
	Timer interrupt	(4 systems)
	 Stopwatch timer interrupt 	(2 systems)

To authorize interrupt, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable).

When an interrupt occurs the interrupt flag is automatically reset to "0" (DI), and interrupts after that are inhibited.

The watchdog timer interrupt is an NMI (non-maskable interrupt), therefore, the interrupt is generated regardless of the interrupt flag setting. Also the interrupt mask register is not provided. However, it is possible to not generate NMI since software can stop the watchdog timer operation.

Figure 4.14.1 shows the configuration of the interrupt circuit.

Note: After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

<HALT/SLEEP>

The S1C63406/408 has HALT and SLEEP functions that considerably reduce current consumption when it is not necessary.

The CPU enters HALT status when the HALT instruction is executed.

In HALT status, the operation of the CPU is stopped. However, timers continue counting since the oscillation circuit operates. Reactivating the CPU from HALT status is done by generating a hardware interrupt request including NMI.

When the CPU enters SLEEP status as the result of the SLP instruction, the CPU stops its operation, the OSC3 oscillation circuit and supplying the OSC1 clock to the divider and peripheral circuits. However, the OSC1 oscillation circuit does not stop its oscillation.

Reactivating from SLEEP status can only be done by generation of an input port interrupt factor. Therefore, set the following flag and the registers for the K0x port to be used to cancel SLEEP status before executing the SLP instruction.

- Interrupt flag (I flag) = "1" (interrupts are enabled)
- Interrupt selection register SIK0x = "1" (the K0x input port interrupt is selected)
- Interrupt mask register EIK0x = "1" (the K0x input port interrupt is enabled)
- Noise rejector selection register K0NR1-K0NR0 = "00" (noise rejector is bypassed)

When SLEEP status is canceled by an input interrupt, wait for oscillation to stabilize, then restart the CPU operation (input port interrupt processing).

Refer to the "S1C63000 Core CPU Manual" for transition to the HALT/SLEEP status and timing of its cancellation.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Interrupt and HALT/SLEEP)



Fig. 4.14.1 Configuration of the interrupt circuit

4.14.1 Interrupt factor

Table 4.14.1.1 shows the factors for generating interrupt requests.

The interrupt flags are set to "1" depending on the corresponding interrupt factors. The CPU operation is interrupted when an interrupt factor flag is set to "1" if the following conditions are established.

- The corresponding mask register is "1" (enabled)
- The interrupt flag is "1" (EI)

The interrupt factor flag is reset to "0" when "1" is written. At initial reset, the interrupt factor flags are reset to "0".

* Since the watchdog timer's interrupt is NMI, the interrupt is generated regardless of the setting above, and no interrupt factor flag is provided.

Table 4.14.1.1 Thierrupi jaciors									
Interrupt factor	Interrup	ot factor flag							
Programmable timer 1 (counter = 0)	IPT1	(FFF2H•D1)							
Programmable timer 0 (counter = 0)	IPT0	(FFF2H•D0)							
Serial interface (receive error)	ISER	(FFF3H•D2)							
Serial interface (receive completion)	ISRC	(FFF3H•D0)							
Serial interface (transmit completion)	ISTR	(FFF3H•D1)							
K03 input (falling edge or rising edge)	IK03	(FFFBH•D3)							
K02 input (falling edge or rising edge)	IK02	(FFFBH•D2)							
K01 input (falling edge or rising edge)	IK01	(FFFBH•D1)							
K00 input (falling edge or rising edge)	IK00	(FFFBH•D0)							
Clock timer 1 Hz (falling edge)	IT3	(FFF6H•D3)							
Clock timer 2 Hz (falling edge)	IT2	(FFF6H•D2)							
Clock timer 8 Hz (falling edge)	IT1	(FFF6H•D1)							
Clock timer 32 Hz (falling edge)	IT0	(FFF6H•D0)							
Stopwatch timer (1 Hz)	ISW1	(FFF7H•D1)							
Stopwatch timer (10 Hz)	ISW10	(FFF7H•D0)							

Table 4.14.1.1 Interrupt factors

Note: After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.14.2 Interrupt mask

The interrupt factor flags can be masked by the corresponding interrupt mask registers. The interrupt mask registers are read/write registers. They are enabled (interrupt authorized) when "1" is written to them, and masked (interrupt inhibited) when "0" is written to them.

At initial reset, the interrupt mask register is set to "0".

Table 4.14.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.

Interrupt	mask register	Interru	pt factor flag
EIPT1	(FFE2H•D1)	IPT1	(FFF2H•D1)
EIPT0	(FFE2H•D0)	IPT0	(FFF2H•D0)
EISER	(FFE3H•D2)	ISER	(FFF3H•D2)
EISRC	(FFE3H•D0)	ISRC	(FFF3H•D0)
EISTR	(FFE3H•D1)	ISTR	(FFF3H•D1)
EIK03	(FFEBH•D3)	IK03	(FFFBH•D3)
EIK02	(FFEBH•D2)	IK02	(FFFBH•D2)
EIK01	(FFEBH•D1)	IK01	(FFFBH•D1)
EIK00	(FFEBH•D0)	IK00	(FFFBH•D0)
EIT3	(FFE6H•D3)	IT3	(FFF6H•D3)
EIT2	(FFE6H•D2)	IT2	(FFF6H•D2)
EIT1	(FFE6H•D1)	IT1	(FFF6H•D1)
EIT0	(FFE6H•D0)	IT0	(FFF6H•D0)
EISW1	(FFE7H•D1)	ISW1	(FFF7H•D1)
EISW10	(FFE7H•D0)	ISW10	(FFF7H•D0)

Table 4.14.2.1 Interrupt mask registers and interrupt factor flags

4.14.3 Interrupt vector

When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is terminated, the interrupt processing is executed in the following order.

- 1 The content of the flag register is evacuated, then the I flag is reset.
- 2 The address data (value of program counter) of the program to be executed next is saved in the stack area (RAM).
- 3 The interrupt request causes the value of the interrupt vector (0100H–010AH) to be set in the program counter.
- 4 The program at the specified address is executed (execution of interrupt processing routine by software).

Table 4.14.3.1 shows the correspondence of interrupt requests and interrupt vectors.

	1 1	1
Interrupt vector	Interrupt factor	Priority
0100H	Watchdog timer	High
0102H	Programmable timer	↑
0104H	Serial interface	
0106H	K00–K03 input	
0108H	Clock timer	↓
010AH	Stopwatch timer	Low

Table 4.14.3.1 Interrupt request and interrupt vectors

The four low-order bits of the program counter are indirectly addressed through the interrupt request.

4.14.4 I/O memory of interrupt

Table 4.14.4.1 shows the $\rm I/O$ addresses and the control bits for controlling interrupts.

Address		Reg	ister						Commont
Auuress	D3	D2	D1	D0	Name	Init *1	1	0	
	CII/00	CII/202	CII/04		SIK03	0	Enable	Disable	
FEEAL	SIK03	SIK02	SIKU1	SIKUU	SIK02	0	Enable	Disable	K00 K02 interment calcution register
FF54H		D			SIK01	0	Enable	Disable	K00–K03 interrupt selection register
		R/	VV		SIK00	0	Enable	Disable	
	10000	100000	100004	100000	KCP03	1	-	ſ	7
FFEEL	KCP03	KCP02	KCP01	KCP00	KCP02	1	7	ſ	K00 K02 input comparison register
FF55H					KCP01	1	Ţ	ſ	K00–K03 input comparison register
		K/	vv		KCP00	1	7	ſ	
	00000	00000		FIDTO	GPR23	0	1	0	General-purpose register
EEEOU	GPR23	GPR22	EIPTI	EIPTU	GPR22	0	1	0	General-purpose register
FFEZO		D/	14/		EIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1)
		R/	vv		EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0)
	00022				GPR33	0	1	0	General-purpose register
FEESU	GPR33	EISER	EISTR	EISRC	EISER	0	Enable	Mask	Interrupt mask register (Serial I/F error)
FFESH		D			EISTR	0	Enable	Mask	Interrupt mask register (Serial I/F transmit completion)
		K/	vv		EISRC	0	Enable	Mask	Interrupt mask register (Serial I/F receive completion)
	LIT3	LITO		LITO	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FEEGU	EIIS	EIIZ	EIII	EIIU	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
FFEOR		D/	14/		EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
		гv	vv		EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 32 Hz)
	00072	00070			GPR73	0	1	0	General-purpose register
66670	GPR/3	GPR/2	EISWI	EI3W 10	GPR72	0	1	0	General-purpose register
		D/	14/		EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
	R/W EISW1 0 Enable Mask Interrupt mask register (Stopwatch timer 1 EISW10 0 Enable Mask Interrupt mask register (Stopwatch timer 1 EISW10 0 Enable Mask Interrupt mask register (Stopwatch timer 1 EISW10 0 Enable Mask Interrupt mask register (Stopwatch timer 1		Interrupt mask register (Stopwatch timer 10 Hz)						
	EIK03	EIK02		EIKOO	EIK03	0	Enable	Mask	Interrupt mask register (K03)
ссери	LINUS	LINUZ	LINUT	LIKUU	EIK02	0	Enable	Mask	Interrupt mask register (K02)
		D/	W		EIK01	0	Enable	Mask	Interrupt mask register (K01)
			vv		EIK00	0	Enable	Mask	Interrupt mask register (K00)
	0	0	IDT1	IPTO	0 *3	_ *2	(R)	(R)	Unused
EEE2H		Ŭ		11 10	0 *3	_ *2	Yes	No	Unused
111211		,	P/	w	IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1)
		`	10		IPT0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0)
	0	ISER	ISTR	ISRC	0 *3	_ *2	(R)	(R)	Unused
FFF3H	•	IOLIX	IOIIX	10110	ISER	0	Yes	No	Interrupt factor flag (Serial I/F error)
	R		R/W		ISTR	0	(W)	(W)	Interrupt factor flag (Serial I/F transmit completion)
					ISRC	0	Reset	Invalid	Interrupt factor flag (Serial I/F receive completion)
	IT3	IT2	IT1	IT0	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFF6H		2			IT2	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
-		R/	W		1	0	(W)	(W)	Interrupt factor flag (Clock timer 8 Hz)
	R/W ITO 0 Reset Invalid Interrupt factor flag (Clock timer 32 Hz)		Interrupt factor flag (Clock timer 32 Hz)						
	0	0	ISW1	ISW10	0 *3	- *2	(R)	(R)	Unused
FFF7H					0 *3	_ *2	Yes	No	Unused
	F	२	R/	w	ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
			10		ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)
	IK03	IK02	IK01	IK00	IK03	0	(R)	(R)	Interrupt factor flag (K03)
FFFBH					IK02	0	Yes	No	Interrupt factor flag (K02)
		R/	W		IKU1	U	(VV)	(VV)	Interrupt factor flag (K01)
					IK00	0	Reset	Invalid	Interrupt factor flag (K00)

Table 4.14.4.1 Control bits of interrupt

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

EIPT1, EIPT0: Interrupt mask registers (FFE2H•D1, D0) IPT1, IPT0: Interrupt factor flags (FFF2H•D1, D0) Refer to Section 4.10, "Programmable Timer". EISER, EISTR, EISRC: Interrupt mask registers (FFE3H•D2–D0) ISER, ISTR, ISRC: Interrupt factor flags (FFF3H•D2–D0) Refer to Section 4.11. "Serial Interface". KCP03–KCP00: Input comparison registers (FF55H) SIK03–SIK00: Interrupt selection registers (FF54H) EIK03–EIK00: Interrupt mask registers (FFEBH) IK03–IK00: Interrupt factor flags (FFFBH) Refer to Section 4.4, "Input Ports". EIT3-EIT0: Interrupt mask registers (FFE6H) IT3-IT0: Interrupt factor flags (FFF6H) Refer to Section 4.8, "Clock Timer". EISW1, EISW10: Interrupt mask registers (FFE7H•D1, D0) ISW1, ISW10: Interrupt factor flags (FFF7H•D1, D0) Refer to Section 4.9, "Stopwatch Timer".

4.14.5 Programming notes

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.
- (4) Reactivating from SLEEP status can only be done by generation of an input port interrupt factor. Therefore, set the following flag and the registers for the K0x port to be used to cancel SLEEP status before executing the SLP instruction.
 - Interrupt flag (I flag) = "1" (interrupts are enabled)
 - Interrupt selection register SIK0x = "1" (the K0x input port interrupt is selected)
 - Interrupt mask register EIK0x = "1" (the K0x input port interrupt is enabled)
 - Noise rejector selection register K0NR1-K0NR0 = "00" (noise rejector is bypassed)

CHAPTER 5 SUMMARY OF NOTES

5.1 Notes for Low Current Consumption

The S1C63406/408 contains control registers for each of the circuits so that current consumption can be reduced.

These control registers reduce the current consumption through programs that operate the circuits at the minimum levels.

The following lists the circuits that can control operation and their control registers. Refer to these when programming.

	0
Circuit (and item)	Control register
CPU	HALT instruction
CPU operating frequency	CLKCHG, OSCC
Internal logic system voltage regulator	VDC1, VDC0
LCD system voltage circuit	LPWR, VCCHG
SVD circuit	SVDON
Heavy load protection	HLMOD

Table 5.1.1 Circuits and control registers

Refer to Chapter 7, "Electrical Characteristics" for current consumption.

Below are the circuit statuses at initial reset.

CPU: Operating status

CPU operating frequency: Low speed side (CLKCHG = "0") OSC3 oscillation circuit is in OFF status (OSCC = "0")

Internal logic system voltage regulator: Low speed side 1.1 V (VDC1-VDC0 = "0H")

LCD system voltage circuit: OFF status (LPWR = "0") Vs2 standard (VCCHG = "1") when VDD is 2.5 V or more

SVD circuit: OFF status (SVDON = "0")

Heavy load protection: OFF status (HLMOD = "0")

The reset circuit increases current consumption. In particular, current consumption in reset status will be greatly increased. See Chapter 7, "Electrical Characteristics", for details. Also, be careful about panel selection because the current consumption can differ by the order of several μ A on account of the LCD panel characteristics.

5.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

Memory and stack

- (1) Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the display memory area and the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to Section 4.7.4, "Display memory", for the display memory, and the I/O memory maps shown in Tables 4.1.1 (a)–(d) for the peripheral I/O area.
- (2) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (3) The S1C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).

16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 03FFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the S1C63406/408 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access.

After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

Watchdog timer

- (1) When the watchdog timer is being used, the software must reset it within 3-second cycles.
- (2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

Oscillation circuit

(1) When switching the CPU system clock from OSC1 to OSC3, first set VD1. After that maintain 2.5 msec or more, and then turn the OSC3 oscillation ON.

When switching from OSC3 to OSC1, set VD1 after switching to OSC1 and turning the OSC3 oscillation OFF.

- (2) It takes at least 5 msec from the time the OSC3 oscillation circuit goes ON until the oscillation stabilizes. Consequently, when switching the CPU operation clock from OSC1 to OSC3, do this after a minimum of 5 msec have elapsed since the OSC3 oscillation went ON. Further, the oscillation stabilization time varies depending on the external oscillator characteristics and conditions of use, so allow ample margin when setting the wait time.
- (3) When switching the clock form OSC3 to OSC1, use a separate instruction for switching the OSC3 oscillation OFF. An error in the CPU operation can result if this processing is performed at the same time by the one instruction.
- (4) The S1C63406/408 supports the SLEEP function. The OSC3 oscillation circuit stops in the SLEEP mode. The OSC1 oscillation circuit stops clock supply to the divider and peripheral circuits, however, the oscillation continues. To prevent improper operation after the CPU wakes up, be sure to run the CPU with the OSC1 clock before setting the CPU in the SLEEP mode.

Input port

(1) When input ports are changed from low to high by pull-up resistors, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate waiting time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10\times C\times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-up resistance $300 \text{ k}\Omega$

CHAPTER 5: SUMMARY OF NOTES

- (2) Be sure to turn the noise rejector OFF before executing the SLP instruction.
- (3) Reactivating from SLEEP status can only be done by generation of an input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt selection register (SIK0x = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction. Furthermore, enable the input port interrupt using the corresponding interrupt mask register (EIK0x = "1") before executing the SLP instruction to run input interrupt handler routine after SLEEP status is released.
- (4) Each input port (K00–K03) has a different interrupt factor, thus the input interrupt is controlled individually. Be aware that this interrupt configuration is different from that of the previous models.
- (5) The K03 terminal functions as the clock input terminal for the programmable timer, and the input signal is shared with the input port and the programmable timer. Therefore, when the K03 terminal is set to the clock input terminal for the programmable timer, take care of the interrupt setting.

Output port

- (1) When using the output port (R12, R13) as the special output port, fix the data register (R12, R13) at "1". Be aware that the output terminal is fixed at a low (Vss) level the same as the DC output if "0" is written to the R12 and R13 registers when the special output has been selected.
- (2) A hazard may occur when the FOUT signal and the TOUT signal are turned ON and OFF.
- (3) When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output. Refer to Section 4.3, "Oscillation Circuit", for the control and notes.

I/O port

When I/O ports are changed from low to high by pull-up resistor in the input mode, the rise of the waveform is delayed on account of the time constant of the pull-up resistor and input gate capacitance. Hence, when fetching input ports, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-up resistance 300 k Ω

LCD driver

- (1) Current consumption will be increased for a cycle of 1 kHz to stabilize the LCD power quickly after setting LPWR on.
- (2) When a program that access no memory mounted area shown below is made, the operation is not guaranteed.

S1C63406: F078H–F0FFH, F101H, F103H, · · ·, F177H S1C63408: F078H–F0FFH, F178H–F1FFH, F201H, F203H, · · ·, F277H

(3) Because at initial reset, the contents of display memory and LC3–LC0 (LCD contrast) are undefined, there is need to initialize by the software. Furthermore, take care of the registers LPWR and ALOFF because these are set so that the display goes OFF.

Clock timer

- (1) Be sure to read timer data in the order of low-order data (TM0-TM3) then high-order data (TM4-TM7).
- (2) When the CR oscillation circuit is selected as the OSC1 oscillation circuit by mask option, the frequencies and times differ from the values described in this section because the oscillation frequency will be 60 kHz (Typ.). Therefore, the clock timer can not be used for the clock function.

Stopwatch timer

- (1) When data of the counter is read at run mode, perform the reading after suspending the counter once and then set SWRUN to "1" again. Moreover, it is required that the suspension period not exceed 976 μ sec (1/4 cycle of 256 Hz).
- (2) When the CR oscillation circuit is selected as the OSC1 oscillation circuit by mask option, the frequencies and times differ from the values described in this section because the oscillation frequency will be 60 kHz (Typ.). Therefore, this timer can not be used for the stopwatch function.

Programmable timer

- (1) When reading counter data, be sure to read the low-order 4 bits (PTD00–PTD03, PTD10–PTD13) first. Furthermore, the high-order 4 bits (PTD04–PTD07, PTD14–PTD17) should be read within 0.73 msec (when fosc1 is 32.768 kHz) of reading the low-order 4 bits (PTD00–PTD03, PTD10–PTD13).
- (2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUN0/PTRUN1 register. Consequently, when "0" is written to the PTRUN0/PTRUN1 register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUN0/PTRUN1 register maintains "1" for reading until the timer actually stops. Figure 5.2.1 shows the timing chart for the RUN/STOP control.





- (3) Since the TOUT signal is generated asynchronously from the PTOUT register, a hazard within 1/2 cycle is generated when the signal is turned ON and OFF by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.3, "Oscillation Circuit", for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the OFF state.
- (5) For the reason below, pay attention to the reload data write timing when changing the interval of the programmable timer interrupts while the programmable timer is running.

The programmable timer counts down at the falling edge of the input clock and at the same time it generates an interrupt if the counter underflows. Then it starts loading the reload data to the counter and the counter data is determined at the next rising edge of the input clock (period shown in as ① in the figure).



Fig. 5.2.2 Reload timing for programmable timer

To avoid improper reloading, do not rewrite the reload data after an interrupt occurs until the counter data is determined including the reloading period ^①. Be especially careful when using the OSC1 (low-speed clock) as the clock source of the programmable timer and the CPU is operating with OSC3 (high-speed clock).

Serial interface

- (1) Be sure to initialize the serial interface mode in the transmit/receive disabled status (TXEN = RXEN = "0").
- (2) Do not perform double trigger (writing "1") to TXTRG (RXTRG) when the serial interface is in the transmitting (receiving) operation.
- (3) In the clock synchronous mode, since one clock line (SCLK) is shared for both transmitting and receiving, transmitting and receiving cannot be performed simultaneously. (Half duplex only is possible in clock synchronous mode.)

Consequently, be sure not to write "1" to RXTRG (TXTRG) when TXTRG (RXTRG) is "1".

CHAPTER 5: SUMMARY OF NOTES

(4) When a parity error or flaming error is generated during receiving in the asynchronous mode, the receiving error interrupt factor flag ISER is set to "1" prior to the receive completion interrupt factor flag ISRC for the time indicated in Table 5.2.1. Consequently, when an error is generated, you should reset the receiving complete interrupt factor flag ISRC to "0" by providing a wait time in error processing routines and similar routines.

When an overrun error is generated, the receiving complete interrupt factor flag ISRC is not set to "1" and a receiving complete interrupt is not generated.

Clock source	Time difference
fosc3 / n	1/2 cycles of fosc3 / n
Programmable timer	1 cycle of timer 1 underflow

Table 5.2.1 Time difference between ISER and ISRC on error generation

(5) When the demultiplied signal of the OSC3 oscillation circuit is made the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the serial interface.

A time interval of 5 msec, from the turning ON of the OSC3 oscillation circuit to until the oscillation stabilizes, is necessary, due to the oscillation element that is used. Consequently, you should allow an adequate waiting time after turning ON of the OSC3 oscillation, before starting transmitting/receiving of serial interface. (The oscillation start time will vary somewhat depending on the oscillator and on the externally attached parts. Refer to the oscillation start time example indicated in Chapter 7, "Electrical Chracteristics".)

At initial reset, the OSC3 oscillation circuit is set to OFF status.

(6) Be aware that the maximum clock frequency for the serial interface is limited to 2 MHz.

SVD circuit

- (1) To obtain a stable detection result, the SVD circuit must be ON for at least 100μ sec. So, to obtain the SVD detection result, follow the programming sequence below.
 - 1. Set SVDON to "1"
 - 2. Maintain for 100 µsec minimum
 - 3. Set SVDON to "0"
 - 4. Read SVDDT
- (2) The SVD circuit should normally be turned OFF because SVD operation increase current consumption.

Heavy load protection function

Be aware that current consumption increases in the heavy load protection mode.

Interrupt

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0".
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.
- (4) When using the SLEEP function, set the following flag and the registers for the K0x port to be used to cancel SLEEP status before executing the SLP instruction.
 - Interrupt flag (I flag) = "1" (interrupts are enabled)
 - Interrupt selection register SIK0x = "1" (the K0x input port interrupt is selected)
 - Interrupt mask register EIK0x = "1" (the K0x input port interrupt is enabled)
 - Noise rejector selection register K0NR1-K0NR0 = "00" (noise rejector is bypassed)

<Oscillation Circuit>

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.). In particular, when a ceramic oscillator or crystal oscillator is used, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
 - Components which are connected to the OSC1, OSC2, OSC3 and OSC4 terminals, such as oscillators, resistors and capacitors, should be connected in the shortest line.
 - (2) As shown in the right hand figure, make a Vss pattern as large as possible at circumscription of the OSC1, OSC2, OSC3 and OSC4 terminals and the components connected to these terminals. Furthermore, do not use this Vss pattern for any purpose other than the oscillation system.



• In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1/ OSC3 and VDD, please keep enough distance between OSC1/OSC3 and VDD or other signals on the board pattern.

<Reset Circuit>

• The power-on reset signal which is input to the **RESET** terminal changes depending on conditions (power rise time, components used, board pattern, etc.).

Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product.

When the built-in pull-up resistor for the $\overline{\text{RESET}}$ terminal is used, take into consideration dispersion of the resistance for setting the constant.

• In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the **RESET** terminal in the shortest line.

<Power Supply Circuit>

- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
 - (1) The power supply should be connected to the VDD and Vss terminal with patterns as short and large as possible.
 - (2) When connecting between the VDD and VSS terminals with a bypass capacitor, the terminals should be connected as short as possible.



(3) Components which are connected to the VD1 and VC1–VC5 terminals, such as capacitors and resistors, should be connected in the shortest line.

In particular, the VC1–VC5 voltages affect the display quality.

• Do not connect anything to the VC1-VC5 terminals when the LCD driver is not used.

<Arrangement of Signal Lines>

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction.
 Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit.

<Precautions for Visible Radiation (when bare chip is mounted)>

- Visible radiation causes semiconductor devices to change the electrical characteristics. It may cause this IC to malfunction. When developing products which use this IC, consider the following precautions to prevent malfunctions caused by visible radiations.
 - (1) Design the product and implement the IC on the board so that it is shielded from visible radiation in actual use.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) As well as the face of the IC, shield the back and side too.



CHAPTER 6 BASIC EXTERNAL WIRING DIAGRAM



0.1	Cerumie obernator	5.50 MHZ
X'tal2	Crystal oscillator	4 MHz
CGC	Gate capacitor	30 pF (ceramic), 15 pF (cryctal)
CDC	Drain capacitor	30 pF (ceramic), 15 pF (cryctal)
RCR2	Resistor for OSC3 CR oscillation	820 Ω (2 MHz, VD1 = 1.5 V)
C1–C8	Capacitor	0.1 μF
СР	Capacitor	3.3 µF
CRES	RESET terminal capacitor	$0.47 \mu\text{F}$ (0.01 μF when the internal reset circuit is used)

Note: The above table is simply an example, and is not guaranteed to work.

CHAPTER 7 ELECTRICAL CHARACTERISTICS

7.1 Absolute Maximum Rating

		(Vss=0V)
Item	Symbol	Rated value	Unit
Supply voltage	VDD	-0.5 to 4.7	V
Input voltage (1)	VI	-0.5 to VDD + 0.3	V
Input voltage (2)	VIOSC	-0.5 to VD1 + 0.3	V
Permissible total output current *1	ΣIVDD	10	mA
Operating temperature	Topr	-40 to 85	°C
Storage temperature	Tstg	-65 to 150	°C
Soldering temperature / time	Tsol	260°C, 10sec (lead section)	-
Permissible dissipation *2	PD	250	mW

*1 The permissible total output current is the sum total of the current (average current) that simultaneously flows from the output pin (or is drawn in).

*2 In case of plastic package.

7.2 Recommended Operating Conditions

				Γ)	[a=-40 to	85°C)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply voltage	VDD	Vss=0V, OSC3=OFF, OSC1=80kHz Max.	1.3		3.6	V
		Vss=0V, OSC3=700kHz Max.	1.4		3.6	V
		Vss=0V, OSC3=2.2MHz Max.	1.6		3.6	V
		Vss=0V, OSC3=4.2MHz Max.	1.8		3.6	V
Oscillation frequency	fosc1	Crystal oscillation	30	32.768	80	kHz
		CR oscillation	30	60	80	kHz
	fosc3	VDD=1.4-3.6V, CR oscillation	30	500	700	kHz
		VDD=1.6-3.6V, CR oscillation	0.03	1	2.2	MHz
		VDD=1.8-3.6V, CR oscillation	0.03	2	4.2	MHz
		VDD=1.8-3.6V, Ceramic oscillation	0.03	3.58	4.2	MHz
		VDD=1.8-3.6V, Crystal oscillation	0.03	4	4.2	MHz

7.3 DC Characteristics

Unless otherwise specified	: VDD=3.6V, Vss=0V, Ta=25°C	, VD1/VOSC/VC1/VC2/VC4/VC5 are interna	l voltage, C1–C8=0.1µF
----------------------------	-----------------------------	--	------------------------

Item	Symbol	Con	dition	Min.	Тур.	Max.	Unit
High level input voltage	VIH		K0x	$0.8 \cdot V dd$		VDD	V
Low level input voltage	VIL		K0x	0		$0.2 \cdot V dd$	V
High level schmitt input voltage	VT+		P2x, RESET, TEST	$0.5 \cdot V dd$		0.9-Vdd	V
Low level schmitt input voltage	VT-		P2x, RESET, TEST	$0.1 \cdot V dd$		$0.5 \cdot V dd$	V
Input leak current	Ilih		K0x, P2x, RESET, TEST	-1.0		1.0	μΑ
	Ilil		K0x, P2x	-1.0		1.0	μΑ
Input pull-up resistance	Rin		K0x, P2x, RESET, TEST	100	300	500	kΩ
Input terminal capacitance	Cin	VIN=0V, f=32kHz	K0x, P2x			15	pF
High level output current *1	Іон	VOH1=0.9·VDD, VDD=1.3V	R1x, P2x			-0.3	mA
Low level output current *1	Iol	VOL1=0.1·VDD, VDD=1.3V	R1x, P2x	0.3			mA
Output leak current	Iloh		R1x, P2x	-1.0		1.0	μΑ
	Ilol		R1x, P2x	-1.0		1.0	μΑ
Common output current	Ісомн	VOH2=VC5-0.05V	COMx			-25	μΑ
	ICOML	VOL2=VSS+0.05V		25			μΑ
Segment output current	ISEGH	Vон3=Vc5-0.05V	SEGxx			-10	μA
	ISEGL	VOL3=VSS+0.05V		10			μA

*1 See the characteristic curve as reference for the actual output current value.



High-level output current characteristic (reference value)

Low-level output current characteristic (reference value)



Note: Make sure that the output current does not exceed the maximum rating permissible of total output current.

7.4 Analog Circuit Characteristics and Power Current Consumption

LCD driver

Unless otherwise specified:

VDD=3.6V, Vss=0V, fosc1=32.768kHz, Cg=5pF, Ta=25°C, VD1/Vosc/Vc1/Vc2/Vc4/Vc5 are internal voltage, C1-Cs=0.1µF

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
LCD drive voltage	VC1	Connect 1 MΩ load resistor LC0–3="0"		0.98		V
(when VC1 standard is selected)		between Vss and Vc1 LC0–3="1"		0.99	1	
		(without panel load) LC0–3="2"		1.01		
		LC0-3="3"		1.02		
		LC0-3="4"		1.04		
		LC0-3="5"		1.05		
		LC0-3="6"		1.07		
		LC0-3="7"	Тур.	1.08	Тур.	
		LC0-3="8"	×0.88	1.10	×1.12	
		LC0-3="9"		1.11		
		LC0-3="10"		1.13		
		LC0-3="11"		1.14		
		LC0-3="12"		1.16		
		LC0-3="13"		1.17		
		LC0-3="14"		1.19		
		LC0-3="15"		1.20		
	VC2	Connect 1 M Ω load resistor between Vss and Vc2	2.VC1		2.VC1	V
		(without panel load)	×0.9			
	VC4	Connect 1 M Ω load resistor between Vss and Vc4	3.VC1		3.VC1	V
	(without panel load)					
	VC5	Connect 1 MQ load resistor between VSS and VC5	$4 \cdot VC1$		4·VC1	v
LCD drive welters	Var	(without panel load)	×0.9		1/2 V.c.	V
LCD drive voltage	VCI	(without name) load)	$1/2 \cdot VC2$		1/2. VC2	v
(when VC2 standard is selected)	Vca	(without panel load)	X0.95	1.05	+0.1	V
	VC2	between Vss and Vc2 $ICO = 0$		1.95		v
		(without papel load) $I CO_3 = "2"$		2.01		
		$\frac{1200 3-2}{1 \text$		2.01		
		LC0-3="4"		2.07		
		LC0-3="5"		2.10		
		LC0-3="6"		2.13		
		LC0-3="7"	Typ.	2.16	Typ.	
		LC0-3="8"	×0.88	2.19	×1.12	
		LC0-3="9"		2.22		
		LC0-3="10"		2.25		
		LC0-3="11"		2.28		
		LC0-3="12"		2.31		
		LC0-3="13"		2.34		
		LC0-3="14"		2.37		
		LC0-3="15"	1	2.40	1	
	VC4	Connect 1 M Ω load resistor between Vss and Vc4	3/2·Vc2		3/2·Vc2	V
		(without panel load)	×0.95			
	VC5	Connect 1 M Ω load resistor between Vss and Vc5	2·Vc2		2·Vc2	V
		(without panel load)	×0.95			

CHAPTER 7: ELECTRICAL CHARACTERISTICS

SVD circuit

Unless otherwise specified: Vss=0V, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SVD voltage	VSVD	SVDS0-3="0"		1.30		V
		SVDS0-3="1"		1.40		
		SVDS0-3="2"		1.50		
		SVDS0-3="3"		1.60		
		SVDS0-3="4"		1.70		
		SVDS0-3="5"		1.80		
		SVDS0-3="6"		1.90		
		SVDS0-3="7"	Тур.	2.00	Тур.	
		SVDS0-3="8"	×0.93	2.10	×1.07	
		SVDS0-3="9"		2.20		
		SVDS0-3="10"		2.30		
		SVDS0-3="11"		2.40		
		SVDS0-3="12"		2.50		
		SVDS0-3="13"		2.60		
		SVDS0-3="14"		2.70		
		SVDS0-3="15"		2.80		
SVD circuit response time	tsvd				100	μs

Reset circuit

Unless otherwise specified: VDD=3.6V, Vss=0V, Cres=0.01µF, Ta=25°C

Item	Symbol	C	Condition	Min.	Тур.	Max.	Unit
Rreset detection voltage	VRST+	VDD=L to H	When 1.8V option is selected	Tun	1.72	Tun	V
			When 1.6V option is selected	1 yp.	1.52	×1.01	V
			When 1.4V option is selected	X0.99	1.32	×1.01	V
	VRST-	VDD=H to L	When 1.8V option is selected	Tun	1.68	T	V
			When 1.6V option is selected	1 yp.	1.48	1 yp.	V
			When 1.4V option is selected	X0.99	⁹ 1.28 ×1.01 V	V	
Hysteresis voltage	$\Delta VRST$	VDD=L to H to L	30	40	50	mV	
Detection voltage	VRST/ ΔT	Ta=-40 to +85°C			-0.06		%/°C
temperature coefficient							
Reset circuit response time	trst+	(VRST-[Typ.]-0.2V)	When 1.8V option is selected			30	μs
		\rightarrow (VRST+[Typ.]+0.2V)	When 1.6V option is selected			30	μs
			When 1.4V option is selected			30	μs
	trst-	(VRST-[Typ.]+0.2V)	When 1.8V option is selected			20	μs
		\rightarrow (VRST+[Typ.]-0.2V)	When 1.6V option is selected			20	μs
			When 1.4V option is selected			20	μs
Limit operation voltage	VRSTOP				0.65	0.95	V



- *1 Uncertain reset period
- *2 Reset hold period 1024/fosc1 [s] + 3 ms when a recommended Cres is used (max.) Note that the reset hold period varies according to the Cres value.

Current consumption

Unless otherwise specified: VDD=3.6V, Vss=0V, Ta=25°C, VDI/Vosc/VC1/VC2/VC4/VC5 are internal voltage, C1–C8=0.1µF, No panel load, Not in heavy load protection mode

Item	Symbol	Сог	ndition	Min.	Тур.	Max.	Unit
Current consumption during SLEEP	ISLP	OSC1=32kHz crystal	LCD off *1		1.2	2.5	μA
Current consumption	IHALT1	OSC1=32kHz crystal	LCD off *2		1.3	2.6	μA
during HALT			LCD on (VC1 std.) *2		3.0	6	μA
			LCD on (Vc2 std.) *2		2.5	5	μA
	IHALT2	OSC1=60kHz CR	LCD off *2		3.5	7	μA
			LCD on (VC1 std.) *2		6.2	13	μA
			LCD on (Vc2 std.) *2		4.6	10	μA
	IHALT3	OSC1=32kHz crystal	Reset circuit (1.8V option) *3		3.2	7	μA
		LCD off	Reset circuit (1.6V option) *3		3.5	7.5	μA
			Reset circuit (1.4V option) *3		3.8	8	μA
Current consumption	IEXE	OSC1=32kHz crystal	LCD off *2		3.0	5	μA
during execution		OSC1=60kHz CR	LCD off *2		7.0	10	μA
(software duty = 100%)		OSC3=500kHz CR	LCD off *4		90	200	μA
		OSC3=1MHz CR	LCD off *4		200	400	μA
		OSC3=2MHz CR	LCD off *4		350	700	μA
		OSC3=3.58MHz ceramic	LCD off *4		500	1000	μA
		OSC3=4MHz crystal	LCD off *4		550	1200	μA
Heavy load protection current	Ihvld	OSC1=32kHz crystal, LCD	off, HLMOD register="1" *2		30	45	μA
Current consumption	IRSTON	OSC1=32kHz crystal, VDD=	1.29V, *5		17	25	μA
in reset status		when reset circuit option is s	elected				
LCD circuit current	ILCD1	VDD=3.6V, VC1 standard, fo	sc1=32.768kHz *6		1.7	4	μA
	ILCD2	VDD=3.6V, VC2 standard, fo	sc1=32.768kHz *6		1.2	3	μA
SVD circuit curent	ISVD	VDD=1.3 to 3.6V, during sup	oply voltage detection		5.5	7	μA
Reset circuit current	Irst	VDD=3.6V	*7		2.5	4	μA

*1 OSC1=ON (clock is not supplied to the divider and peripheral circuit), OSC3=OFF, CPU clock=OSC1, SVD=OFF, reset circuit is not selected

*2 OSC1=ON, OSC3=OFF, CPU clock=OSC1, SVD=OFF, reset circuit is not selected

*3 OSC1=ON, OSC3=OFF, CPU clock=OSC1, SVD=OFF, reset circuit is selected

*4 OSC1=ON, OSC3=ON, CPU clock=OSC3, SVD=OFF, reset circuit is not selected

*5 Reset status due to supply voltage detection by the reset circuit, OSC1=ON, OSC3=ON, CPU clock=OSC3, SVD=OFF, reset circuit is selected, LCD OFF, higher VDD increases current consumption.

*6 When LPWR = "1", current consumption is increased for a cycle of 2 kHz, then it is decreased and stabilized. Also current consumption of the LCD circuit varies according to the OSC1 clock frequency.

*7 Current consumption of the reset circuit varies slightly depending on the option selected. The table lists the values when 1.4 V option is selected (1.4 V option has the largest current consumption under the same VDD conditions).

7.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 crystal oscillation circuit

Unless otherwise specified: VDD=1.3 to 3.6V, Vss=0V, fosc1=32.768kHz, CG=25pF, CD=built-in, Ta=-40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta				3	S
Built-in capacitance (drain)	Cd	Including the parasitic capacitance inside the IC (in chip)		14		pF
Frequency/voltage deviation	$\Delta f / \Delta V$	VDD=1.3 to 3.6V			5	ppm
Frequency/IC deviation	$\Delta f / \Delta IC$		-10		10	ppm
Frequency adjustment range	$\Delta f/\Delta C_G$	CG=5 to 25pF	10	20		ppm
Harmonic oscillation start voltage	Vhho	CG=5pF (VDD)	3.6			V
Permitted leak resistance	Rleak	Between OSC1 and Vss	200			MΩ

OSC1 CR oscillation circuit

Unless otherwise specified: VDD=1.3 to 3.6V, Vss=0V, Rcr1=680kΩ, Ta=-40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency dispersion	fosc1	RCR1=constant	-25		25	%
Oscillation start time	tsta				100	μs

OSC3 ceramic oscillation circuit

Unless otherwise specified: VDD=1.8 to 3.6V, Vss=0V, Ceramic oscillator: 3.58MHz, CGC=CDC=30pF, Ta=-40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta				5	ms

OSC3 crystal oscillation circuit

Unless otherwise specified: VDD=1.8 to 3.6V, VSs=0V, Crystal oscillator: 4MHz, CGC=CDC=15pF, Ta=-40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta				10	ms

OSC3 CR oscillation circuit

Unless otherwise specified: VDD=1.4 to 3.6V, Vss=0V, Rcr2=100kΩ, Ta=-40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation frequency dispersion	fosc3	VDD=1.8 to 3.6V (VDC=3), RCR2=constant	-25		25	%
		VDD=1.6 to 3.6V (VDC=2), RCR2=constant	-25		25	%
		VDD=1.4 to 3.6V (VDC=1), RCR2=constant	-25		25	%
Oscillation start time	tsta				100	μs

OSC1 CR oscillation frequency-resistance characteristic

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values and evaluate the characteristics on the actual product.



OSC3 CR oscillation frequency-resistance characteristic

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Furthermore, oscillation may become unstable depending on the conditions when a 10 k Ω or less of RCR2 is used. Use the following characteristics as reference values and be sure to evaluate the characteristics on the actual product.





7.6 Serial Interface AC Characteristics

Clock synchronous master mode

• During 32 kHz operation

Condition: VDD=3.0V, Vss=0V, Ta=-40 to 85°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd			5	μs
Receiving data input set-up time	tsms	10			μs
Receiving data input hold time	tsmh	5			μs

• During 1 MHz operation

Condition: VDD=3.0V, Vss=0V, Ta=-40 to 85°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD

lt	0	N.41.	T	N.4	1.1
Item	Symbol	IVIIN.	i iyp.	Max.	Unit
Transmitting data output delay time	tsmd			200	ns
Receiving data input set-up time	tsms	400			ns
Receiving data input hold time	tsmh	200			ns

Note that the maximum clock frequency is limited to 2 MHz.

Clock synchronous slave mode

• During 32 kHz operation

Condition: VDD=3.0V, Vss=0V, Ta=-40 to 85°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			10	μs
Receiving data input set-up time	tsss	10			μs
Receiving data input hold time	tssh	5			μs

• During 1 MHz operation

Condition: VDD=3.0V, VSS=0V, Ta=-40 to 85°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd			500	ns
Receiving data input set-up time	tsss	400			ns
Receiving data input hold time	tssh	200			ns

Note that the maximum clock frequency is limited to 2 MHz.

<Master mode>



<Slave mode>



CHAPTER 7: ELECTRICAL CHARACTERISTICS

Asynchronous system

Condition: VDD=1.4 to 3.6V, Vss=0V, Ta=-40 to 85°C

Item	Symbol	Min.	Тур.	Max.	Unit
Start bit detection error time *1	tsaı	0		t/16	s
Erroneous start bit detection range time *2	tsa2	9t/16		10 t /16	s

*1 Start bit detection error time is a logical delay time from inputting the start bit until internal sampling begins operating. (Time as far as AC is excluded.)

*2 Erroneous start bit detection range time is a logical range to detect whether a LOW level (start bit) has been input again after a start bit has been detected and the internal sampling clock has started. When a HIGH level is detected, the start bit detection circuit is reset and goes into a wait status until the next start bit. (Time as far as AC is excluded.)



7.7 Timing Chart

System clock switching



CHAPTER 8 PACKAGE

8.1 Plastic Package



The dimensions are subject to change without notice. EPSON



QFP8-128pin



CHAPTER 9 PAD LAYOUT

9.1 Diagram of Pad Layout

S1C63406







9.2 Pad Coordinates

S1C63406

No. 1 2 3 4 5 6 7	Pad name CF VC5 VC4	X 1,536	Y	No.	Pad name	Х	Y	No.	Pad name	Х	Y
$ \begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 7 \end{array} $	CF Vc5 Vc4	1,536	1.674								•
2 3 4 5 6	VC5 VC4	4.00.	-,071	37	COM7	-1,595	158	73	SEG35	932	-1,674
3 4 5 6	VC4	1,394	1,674	38	SEG0	-1,595	28	74	SEG36	1,048	-1,674
4 5 6		1,279	1,674	39	SEG1	-1,595	-88	75	SEG37	1,163	-1,674
5 6 7	VC2	1,163	1,674	40	SEG2	-1,595	-203	76	SEG38	1,279	-1,674
6	VC1	1,048	1,674	41	SEG3	-1,595	-319	77	SEG39	1,394	-1,674
7	K00	932	1,674	42	SEG4	-1,595	-434	78	SEG40	1,563	-1,674
/	K01	817	1,674	43	SEG5	-1,595	-550	79	SEG41	1,595	-1,340
8	K02	701	1,674	44	SEG6	-1,595	-665	80	SEG42	1,595	-1,224
9	K03	586	1,674	45	SEG7	-1,595	-781	81	SEG43	1,595	-1,109
10	R10	470	1,674	46	SEG8	-1,595	-896	82	SEG44	1,595	-993
11	R11	355	1,674	47	SEG9	-1,595	-1,012	83	SEG45	1,595	-878
12	R12	239	1,674	48	SEG10	-1,595	-1,127	84	SEG46	1,595	-762
13	R13	124	1,674	49	SEG11	-1,595	-1,243	85	SEG47	1,595	-647
14	P20	8	1,674	50	SEG12	-1,595	-1,358	86	SEG48	1,595	-531
15	P21	-107	1,674	51	SEG13	-1,595	-1,474	87	SEG49	1,595	-416
16	P22	-223	1,674	52	SEG14	-1,595	-1,616	88	SEG50	1,595	-300
17	P23	-338	1,674	53	SEG15	-1,378	-1,674	89	SEG51	1,595	-185
18	VDD	-454	1,674	54	SEG16	-1,262	-1,674	90	SEG52	1,595	-69
19	VD1	-569	1,674	55	SEG17	-1,147	-1,674	91	SEG53	1,595	46
20	OSC4	-685	1,674	56	SEG18	-1,031	-1,674	92	SEG54	1,595	162
21	OSC3	-800	1,674	57	SEG19	-916	-1,674	93	SEG55	1,595	277
22	Vosc	-916	1,674	58	SEG20	-800	-1,674	94	SEG56	1,595	393
23	OSC2	-1,031	1,674	59	SEG21	-685	-1,674	95	SEG57	1,595	508
24	OSC1	-1,147	1,674	60	SEG22	-569	-1,674	96	SEG58	1,595	624
25	Vss	-1,262	1,674	61	SEG23	-454	-1,674	97	SEG59	1,595	739
26	RESET	-1,390	1,674	62	SEG24	-338	-1,674	98	COM8	1,595	870
27	TEST	-1,506	1,674	63	SEG25	-223	-1,674	99	CA	1,595	985
28	N.C.	-1,595	1,278	64	SEG26	-107	-1,674	100	CB	1,595	1,101
29	N.C.	-1,595	1,107	65	SEG27	8	-1,674	101	CC	1,595	1,216
30	COM0	-1,595	967	66	SEG28	124	-1,674	102	CD	1,595	1,332
31	COM1	-1,595	851	67	SEG29	239	-1,674	103	CE	1,595	1,447
32	COM2	-1,595	736	68	SEG30	355	-1,674	104	N.C.	-1,256	1,448
33	COM3	-1,595	620	69	SEG31	470	-1,674	105	N.C.	-1,256	1,277
34	COM4	-1,595	505	70	SEG32	586	-1,674	106	N.C.	-1,256	1,106
35	COM5	-1,595	389	71	SEG33	701	-1,674	_			
36	COM6	-1,595	274	72	SEG34	817	-1,674	_			

S1C63408

408										1	Unit: µm
No.	Pad name	Х	Y	No.	Pad name	Х	Y	No.	Pad name	Х	Y
1	CE	1,611	1,818	39	SEG2	-1,642	328	77	SEG40	911	-1,818
2	CF	1,460	1,818	40	SEG3	-1,642	213	78	SEG41	1,027	-1,818
3	VC5	1,344	1,818	41	SEG4	-1,642	97	79	SEG42	1,142	-1,818
4	VC4	1,229	1,818	42	SEG5	-1,642	-19	80	SEG43	1,258	-1,818
5	VC2	1,113	1,818	43	SEG6	-1,642	-134	81	SEG44	1,373	-1,818
6	VC1	998	1,818	44	SEG7	-1,642	-250	82	SEG45	1,612	-1,818
7	K00	882	1,818	45	SEG8	-1,642	-393	83	SEG46	1,642	-1,466
8	K01	767	1,818	46	SEG9	-1,642	-509	84	SEG47	1,642	-1,350
9	K02	651	1,818	47	SEG10	-1,642	-624	85	SEG48	1,642	-1,235
10	K03	536	1,818	48	SEG11	-1,642	-740	86	SEG49	1,642	-1,119
11	R10	420	1,818	49	SEG12	-1,642	-855	87	SEG50	1,642	-1,004
12	R11	305	1,818	50	SEG13	-1,642	-971	88	SEG51	1,642	-888
13	R12	189	1,818	51	SEG14	-1,642	-1,086	89	SEG52	1,642	-773
14	R13	74	1,818	52	SEG15	-1,642	-1,215	90	SEG53	1,642	-657
15	P20	-42	1,818	53	SEG16	-1,642	-1,331	91	SEG54	1,642	-542
16	P21	-158	1,818	54	SEG17	-1,642	-1,446	92	SEG55	1,642	-426
17	P22	-273	1,818	55	SEG18	-1,642	-1,601	93	SEG56	1,642	-311
18	P23	-389	1,818	56	SEG19	-1,610	-1,818	94	SEG57	1,642	-195
19	VDD	-504	1,818	57	SEG20	-1,399	-1,818	95	SEG58	1,642	-80
20	VD1	-620	1,818	58	SEG21	-1,283	-1,818	96	SEG59	1,642	36
21	OSC4	-735	1,818	59	SEG22	-1,168	-1,818	97	COM8	1,642	181
22	OSC3	-851	1,818	60	SEG23	-1,052	-1,818	98	COM9	1,642	297
23	Vosc	-966	1,818	61	SEG24	-937	-1,818	99	COM10	1,642	412
24	OSC2	-1,082	1,818	62	SEG25	-821	-1,818	100	COM11	1,642	528
25	OSC1	-1,197	1,818	63	SEG26	-706	-1,818	101	COM12	1,642	643
26	Vss	-1,313	1,818	64	SEG27	-590	-1,818	102	COM13	1,642	759
27	RESET	-1,428	1,818	65	SEG28	-475	-1,818	103	COM14	1,642	874
28	TEST	-1,610	1,818	66	SEG29	-359	-1,818	104	COM15	1,642	990
29	COM0	-1,642	1,508	67	SEG30	-244	-1,818	105	COM16	1,642	1,105
30	COM1	-1,642	1,393	68	SEG31	-128	-1,818	106	CA	1,642	1,221
31	COM2	-1,642	1,277	69	SEG32	-13	-1,818	107	CB	1,642	1,336
32	COM3	-1,642	1,162	70	SEG33	103	-1,818	108	CC	1,642	1,452
33	COM4	-1,642	1,046	71	SEG34	218	-1,818	109	CD	1,642	1,567
34	COM5	-1,642	931	72	SEG35	334	-1,818	110	N.C.	-1,290	-1,273
35	COM6	-1,642	815	73	SEG36	449	-1,818	111	N.C.	-1,119	-1,273
36	COM7	-1,642	700	74	SEG37	565	-1,818	112	N.C.	-948	-1,273
37	SEG0	-1,642	559	75	SEG38	680	-1,818	113	N.C.	-1,301	-73
38	SEG1	-1,642	444	76	SEG39	796	-1,818	114	N.C.	-1,301	-244

APPENDIX S5U1C63000P MANUAL (Peripheral Circuit Board for S1C63406/408)

This manual describes how to use the Peripheral Circuit Board for the S1C63406/408 (S5U1C63000P), which provides emulation functions when mounted on the debugging tool for the S1C63 Family of 4-bit single-chip microcomputers, the ICE (S5U1C63000H1/S5U1C63000H2).

This description of the S1C63 Family Peripheral Circuit Board (S5U1C63000P) provided in this document assumes that circuit data for the S1C63406/408 has already been downloaded to the board. For information on downloading various circuit data and on common board specifications, please see the S5U1C63000P Manual (S1C63 Family Peripheral Circuit Board) included with the product. Please refer to the user's manual provided with your ICE for detailed information on its functions and method of use.

A.1 Names and Functions of Each Part

The following explains the names and functions of each part of the board (S5U1C63000P).



(1) VLCD

Unused.

(2) VSVD

This control allows you to vary the power supply voltage artificially in order to verify the operation of the power supply voltage detect function (SVD). Keep in mind that a single control position indicates two voltage values.

SVD levels	0	1	2	3	4	5	6	7
	8	9	10	11	12	13	14	15
(For example	SVD los	د ۱ ءامر	nd 8 ar	at the	same c	ontrol	nositio	a)

(For example, SVD levels 0 and 8 are at the same control position.)

(3) Register monitor LEDs

These LEDs correspond one-to-one to the registers listed below. The LED lights when the data is logic "1" and goes out when the data is logic "0".

VDC0-1, OSCC, CLKCHG, SVDON, SVDDT, HLMOD, LPWR, VCCHG

(4) Register monitor pins

These pins correspond one-to-one to the registers listed below. The pin outputs a high for logic "1" and a low for logic "0".

		I	
N	Ionitor		LED
Pin No.	Name	LED No.	Name
1	DONE *	1	DONE *
2	VDC0	2	VDC0
3	VDC1	3	VDC1
4	OSCC	4	OSCC
5	CLKCHG	5	CLKCHG
6	SVDON	6	SVDON
7	SVDDT	7	SVDDT
8	HLMOD	8	HLMOD
9	LPWR	9	LPWR
10	VCCHG	10	VCCHG
11	_	11	_
12	-	12	_
13	-	13	_
14	_	14	_
15	-	15	-
16	_	16	_

* DONE: The monitor pin outputs a high while the LED lights when initialization of this board completes without problems.

(5) CR oscillation frequency adjusting control

When OSC1 and/or OSC3 are set for a CR oscillation circuit by a mask option, this control allows you to adjust the oscillation frequency. The oscillation frequency can be adjusted in the range of approx. 20 kHz to 500 kHz for OSC1 and approx. 100 kHz to 8 MHz for OSC3. Note that the actual IC does not operate with all of these frequencies; refer to Section 4.3, "Oscillation Circuit", to select the appropriate operating frequency.



(6) CR oscillation frequency monitor pins

These pins allow you to monitor the clock waveform from the CR oscillation circuit with an oscilloscope. Note that these pins always output a signal waveform whether or not the oscillation circuit is operating.



(7) RESET switch

This switch initializes the internal circuits of this board and feeds a reset signal to the ICE.

(8) Monitor pins and external part connecting socket

These parts are currently unused.

(9) CLK and PRG switch

If power to the ICE is shut down before circuit data downloading is complete, the circuit configuration in this board will remain incomplete, and the debugger may not be able to start when you power on the ICE once again. In this case, temporarily power off the ICE and set CLK to the 32K position and the PRG switch to the Prog position, then switch on power for the ICE once again. This should allow the debugger to start up, allowing you to download circuit data. After downloading the circuit data, temporarily power off the ICE and reset CLK and PRG to the LCLK and the Norm position, respectively. Then power on the ICE once again.

(10) IOSEL2

When downloading circuit data, set IOSEL2 to the "E" position. Otherwise, set to the "D" position.

(11) VC5

This control allows fine adjustment of the LCD drive voltage. Note, however, that only the LCD contrast register can adjust the LCD drive voltage in the actual IC.

A.2 Connecting to the Target System

This section explains how to connect the S5U1C63000P to the target system.

To connect this board (S5U1C63000P) to the target system, use the I/O connecting cables supplied with the board (80-pin/40-pin \times 2, flat type). Take care when handling the connectors, since they conduct electrical power (VDD = +3.3 V).



Fig. A.2.1 Connecting the S5U1C63000P to the target system
APPENDIX S5U1C63000P MANUAL (PERIPHERAL CIRCUIT BOARD FOR S1C63406/408)

40 pin CNI1 1 connector		40 pip CN1 2 connector	
		40-pin GNT-2 connector	
NO.	Pin name	INO.	Pin name
1	VDD (=3.3 V)	1	VDD (=3.3 V)
2	VDD (=3.3 V)	2	VDD (=3.3 V)
3	K00	3	R10
4	K01	4	R11
5	K02	5	R12
6	K03	6	R13
7	Cannot be connected	7	Cannot be connected
8	Cannot be connected	8	Cannot be connected
9	Cannot be connected	9	Cannot be connected
10	Cannot be connected	10	Cannot be connected
11	Vss	11	Vss
12	Vss	12	Vss
13	P20	13	Cannot be connected
14	P21	14	Cannot be connected
15	P22	15	Cannot be connected
16	P23	16	Cannot be connected
17	Cannot be connected	17	Cannot be connected
18	Cannot be connected	18	Cannot be connected
19	Cannot be connected	19	Cannot be connected
20	Cannot be connected	20	Cannot be connected
21	VDD (=3.3 V)	21	VDD (=3.3 V)
22	V_{DD} (=3.3 V)	22	VDD (=3.3 V)
23	Cannot be connected	23	Cannot be connected
24	Cannot be connected	24	Cannot be connected
25	Cannot be connected	25	Cannot be connected
26	Cannot be connected	26	Cannot be connected
20	Cannot be connected	27	Cannot be connected
28	Cannot be connected	28	Cannot be connected
20	Cannot be connected	20	Cannot be connected
30	Cannot be connected	30	FCL K3 *
31	Vss	31	Vss
32	Vss	37	Vss
32	Cannot be connected	32	Cannot be connected
31	Cannot be connected	24	Cannot be connected
25	Cannot be connected	25	Cannot be connected
20	Cannot be connected	20	Cannot be connected
30	Cannot be connected	36	Cannot be connected
37	Cannot be connected	37	Cannot be connected
38	Cannot be connected	38	KESET
39	Vss	39	Vss
40	Vss	40	Vss

Table A.2.1 I/O connector pin assignment

*: The ECLK3 pin is only provided for this board to input the OSC3 external clock. This allows you to configure the OSC3 clock with the desired oscillation frequency. However, the OSC3 external clock input to this pin is enabled only when external input is selected by the function option generator.

A.3 Usage Precautions

To ensure correct use of this board (S5U1C63000P), please observe the following precautions.

A.3.1 Operational precautions

- (1) Before inserting or removing cables, turn off power to all pieces of connected equipment.
- (2) Do not turn on power or load mask option data if all of the input ports (K00–K03) are held low. Doing so may activate the multiple key entry reset function.
- (3) Before debugging, always be sure to load mask option data.

A.3.2 Differences with the actual IC

(1) Differences in I/O

<Interface power supply>

This board and target system interface voltage is set to +3.3 V. To obtain the same interface voltage as in the actual IC, attach a level shifter circuit, etc. on the target system side to accommodate the required interface voltage.

<Each output port's drive capability>

The drive capability of each output port on this board is higher than that of the actual IC. When designing application system and software, refer to Chapter 7, "Electrical Characteristics", to confirm each output port's drive capability.

<Each port's protective diode>

All I/O ports incorporate a protective diode for VDD and Vss, and the interface signals between this board and the target system are set to +3.3 V. Therefore, this board and the target system cannot be interfaced with voltages exceeding VDD by setting the output ports for open-drain mode.

<Pull-up resistance value>

The pull-up resistance values on this board are set to 220 k Ω which differ from those for the actual IC. For the resistance values on the actual IC, refer to Chapter 7, "Electrical Characteristics". Note that when using pull-up resistors to pull the input pins high, the input pins may require a certain period to reach a valid high level. Exercise caution if a key matrix circuit is configured using a combination of output and input ports, since rise delay times on these input ports differ from those of the actual IC.

(2) Differences in current consumption

The amount of current consumed by this board differs significantly from that of the actual IC. Inspecting the LEDs on this board may help you keep track of approximate current consumption. The following factors/components greatly affect device current consumption:

<Those which can be verified by LEDs and monitor pins>

- a) Run and Halt execution ratio (verified by LEDs and monitor pins on the ICE)
- b) CPU operating voltage change (VDC0, VDC1)
- c) OSC3 oscillation on/off (OSCC)
- d) CPU clock change (CLKCHG)
- e) SVD circuit on/off (SVDON)
- f) Heavy load protection mode (HLMOD)
- g) LCD power supply on/off (LPWR)
- h) LCD constant-voltage change (VCCHG)

<Those that can only be counteracted by system or software>

- i) Current consumed by the internal pull-up resistors
- j) Input ports in a floating state

(3) Functional precautions

<LCD power supply circuit>

There is a finite delay time from the point at which the LCD power supply circuit (LPWR) turns on until an LCD drive waveform is output. On this board, this delay is set to approx. 125 msec, which differs from that of the actual IC.

<SVD circuit>

- Although the S1C63406/408 has a function for detecting externally sourced voltages, this board is unable to detect externally sourced voltages. The SVD function is realized by artificially varying the power supply voltage using the VSVD control on this board.
- There is a finite delay time from when the power to the SVD circuit turns on until actual detection of the voltage. On this board, this delay is set to 61–92 µsec, which differs from that of the actual IC. Refer to Section 4.12, "SVD Circuit", when setting the appropriate wait time for the actual IC.

<Oscillation circuit>

- A wait time is required before oscillation stabilizes after the OSC3 oscillation control circuit (OSCC) is turned on. On this board, even when OSC3 oscillation is changed (CLKCHG) without a wait time, OSC3 will function normally. Refer to Section 4.3, "Oscillation Circuit", when setting the appropriate wait time for the actual IC.
- Use separate instructions to switch the clock from OSC3 to OSC1 and to turn off the OSC3 oscillation circuit. If executed simultaneously with a single instruction, these operations, although good with this board, may not function properly well with the actual IC.
- Because the logic level of the oscillation circuit is high, the timing at which the oscillation starts on this board differs from that of the actual IC.
- This board contains oscillation circuits for OSC1 and OSC3. Keep in mind that even though the actual IC may not have a resonator connected to its OSC3, its emulator can operate with the OSC3 circuit.
- It is necessary to select the appropriate operating voltage for the internal circuits before the OSC3 oscillation circuit can be turned on in the actual IC. Be aware that this board can operate normally even if an illegal voltage is selected.
- When using an external clock for OSC3, adjust the amplitude of the clock to 3.3 V \pm 5% and the duty ratio to 50% \pm 10%, and input it to the ECLK3 pin with Vss as the ground.

<Access to undefined address space>

If any undefined space in the S1C63406/408's internal ROM/RAM or I/O is accessed for data read or write operations, the read/written value is indeterminate. Additionally, it is important to remain aware that indeterminate state differs between this board and the actual IC. Note that the ICE (S5U1C63000H1/S5U1C63000H2) incorporates the program break function caused by accessing to an undefined address space.

<Reset circuit>

Keep in mind that the operation sequence from when the ICE and this board are powered on until the time at which the program starts running differs from the sequence from when the actual IC is powered on till the program starts running. This is because this board becomes capable of operating as a debugging system after the user program and optional data are downloaded. When operating the ICE after placing it in free-running mode, always apply a system reset. A system reset can be performed by pressing the reset switch on this board, by a reset pin input, or by holding the input ports low simultaneously.

APPENDIX S5U1C63000P MANUAL (PERIPHERAL CIRCUIT BOARD FOR S1C63406/408)

<Internal power supply circuit>

- Although this board contains the VDC0–1, HLMOD and VCCHG registers, it does not actually exercise power supply control by these register. Refer to respective peripheral sections to set the correct voltage. Also, when switching the control voltages, consult the technical manual to determine the appropriate wait time to be inserted.
- The LCD drive voltage on this board is not identical to that on the actual IC.
- Since the usable operating frequency range depends on the device's internal operating voltage, refer to Section 4.3, "Oscillation Circuit", to ensure that the device will not be operated with an inappropriate combination of the operating frequency and the internal power supply.
- This board has a control (VC5) for fine adjustment of the LCD drive voltage. Note, however, that the actual IC only allows LCD contrast adjustment by software.

EPSON

AMERICA

EPSON ELECTRONICS AMERICA, INC.

214 Devcon Drive, San Jose, CA 95112, USA Phone: +1-800-228-3964 FAX: +1-408-922-0238

EUROPE

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY Phone: +49-89-14005-0 FAX: +49-89-14005-110

ASIA

EPSON (CHINA) CO., LTD. 7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 FAX: +86-10-8522-1125

International Sales Operations

SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900 Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 FAX: +86-21-5423-4677

SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

EPSON HONG KONG LTD.

Unit 715-723, 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong. Phone: +852-2585-4600 FAX: +852-2827-4346

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

EPSON SINGAPORE PTE., LTD.

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

SEIKO EPSON CORP.

KOREA OFFICE 5F, KLI 63 Bldg., 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, KOREA Phone: +82-2-784-6027 FAX: +82-2-767-3677

SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

 IC Sales & Marketing Department

 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN

 Phone: +81-42-587-5814
 FAX: +81-42-587-5117

SEIKO EPSON CORPORATION