

## S1R72005

# **Application Notes – Information on Differences from Previous Model**

NOTICE		
NOTICE		
permission of Seiko I Seiko Epson does not a due to its application applicable to products intellectual property ri anything made in accor- party. This material of the control of the Fore	ial may be reproduced or duplicated in any form or by an Epson. Seiko Epson reserves the right to make changes to assume any liability of any kind arising out of any inaccuracies or use in any product or circuit and, further, there is no represent requiring high level reliability, such as, medical products ghts is granted by implication or otherwise, and there is no represent this material will be free from any patent or coppor portions thereof may contain technology or the subject relating Exchange and Foreign Trade Law of Japan and may required al Trade and Industry or other approval from another government.	this material without not seen tailing the sentation that this material Moreover, no license to expresentation or warranty yright infringement of a sing to strategic products using an export license from
All other product na	mes mentioned herein are trademarks and/or registered tra	damanta of their respect
companies.		idemarks of their respec
1	and of legislation in	idemarks of their respec

## **Chapter 1 Overview**

The **S1R72005B00A300** and **S1R72005F00A300** (hereafter referred to as the S1R72005#00A300) are an On-The-Go (OTG) device controller LSI conforming to USB 2.0-compliant Full Speed (12 Mbps) mode. Host functions, Peripheral functions, and the On-The-Go function are integrated on a single chip, enabling the LSI to operate as an OTG dual-role device.

The LSI presented here was developed from earlier Seiko Epson products, the S1R72005B00A100 and S1R72005F00A100, by redesigning their power supply for the I/O unit to allow provision of power separately for the USB interface and the CPU interface. Various functional improvements have been incorporated into the new product while maintaining near-100% software compatibility with the S1R72005#00A100.

This document provides differences in register specifications from the S1R72005#00A100. When reading this document, please refer to the other document titled "S1R72005 Application Notes (Rev 1.21)."

Note that differences from the S1R72005#00A100 are indicated in red in this document to facilitate software porting.

## **Chapter 2 Registers**

## 2.1 Register Map

## 2.2 Detailed Description of Registers

### 2.2.4 Common Block

#### 2.2.4.1 0x30 Macro Configuration (MacroConfig) – information on differences

Address	Register Name	Bit Symbol	R/W	Description		Reset
0x30	MacroConfig	7:				
		6:				
		5:				
		4: COMPPwrDown	R/W	0: Normal	1: Internal 2.0V-comparator and 4.4V-comparator is powerdown	00h
		3:				0011
		2:				
		1:				
		0: ExtResMode	R/W	0: Use internal pull-up/pull down resistance	1: Use external pull-up/pull-down resistance	

This register sets the operation of the LSI's internal circuit.

Bit7 Reserved

Bit6 Reserved

Bit5 Reserved

Bit4 COMPPowerDown

This bit powers down the internal VBUS-2.0 V and VBUS-4.4 V comparators.

To minimize power consumption when the chip is inactive, set this register to 1.

0 – Operate normally

1 – Power down the VBUS-2.0 V and VBUS-4.4 V comparators

Bit3 Reserved

Bit2 Reserved

Bit1 Reserved

Bit0 ExtResMode

This bit specifies whether the internal pull-up/pull-down resistors are used.

0 – Use the internal pull-up/pull-down resistors

1 – Use external pull-up/pull-down resistors

### 2.2.5.9 0x48 CPU Configuration0 (CPUConfig\_0) – information on differences

Address	Register Name	Bit Symbol	R/W	Description		Reset
0x48	CPUConfig_0	7:				
		6: WaitPortDisable	R/W	0: WAIT port enabled	1: WAIT port disabled	
		5: WaitMode	R/W	0: Hi-Z - 0 Mode	1: 1 - 0 Mode	
		4: IntMode	R/W	0: Hi-Z - 0 Mode	1: 1 - 0 Mode	00h
		3:				0011
		2: CPUEndian	R/W	0: CPU Big Endian	1: CPU Little Endian	
		1:				
		0: CPUBus8x16	R/W	0: CPU Bus 16bit Mode	1: CPU Bus 8bit Mode	

This register sets parameters involving the CPU interface.

The bits in this register and those in the CPUConfig\_1 register are internally and one-for-one Boolean OR'd in the LSI. Thus, only one register needs to be set.

#### Bit 7 Reserved

#### Bit 6 WaitPortDisable

Setting this bit to 1 disables the xWAIT pin function (i.e., port is accessed in fixed cycles).

If the LSI is used with this bit set to 1, insert the appropriate cycles in the CPU bus cycle to meet the AC timing requirements stipulated in the S1R72005#00A300 hardware specifications.

0 – Output xWAIT

1 – Do not output xWAIT

#### Bit 5 WaitMode

This bit sets xWAIT pin output mode.

0 - xWAIT output in 0/Hi-Z mode

1 - xWAIT output in 0/1 mode

#### Bit 4 IntMode

This bit sets xINT pin output mode.

0 - xINT output in 0/Hi-Z mode

1 - xINT output in 0/1 mode

#### Bit 3 Reserved

(Continued to the next page)

(Continued from the preceding page)

#### Bit 2 CPUEndian

This bit sets the CPU endian mode when the CPU bus is used as 16 bits wide.

This bit always applies, regardless of the LSI clock input condition.

- 0 Support CPU access in big endian mode
- 1 Support CPU access in little endian mode

#### Bit 1 Reserved

#### Bit 0 CPUBus8x16

To use the CPU bus as 8 bits wide, set this bit to 1.

If this bit is set to 1, the FIFOforCPU registers for each pipe and endpoint are functionally divided between the 8 low-order bits containing valid data and 8 high-order bits having no effect.

- 0 Use the CPU bus in 16-bit mode
- 1 Use the CPU bus in 8-bit mode

### 2.2.5.10 0x49 CPU Configuration1 (CPUConfig\_1) – information on differences

Address	Register Name	Bit Symbol	R/W	Description		Reset
0x49	CPUConfig_0	7:				
		6: WaitPortDisable	R/W	0: WAIT port enabled	1: WAIT port disabled	
		5: WaitMode	R/W	0: Hi-Z - 0 Mode	1: 1 - 0 Mode	
		4: IntMode	R/W	0: Hi-Z - 0 Mode	1: 1 - 0 Mode	004
		3:				00h
		2: CPUEndian	R/W	0: CPU Big Endian	1: CPU Little Endian	
		1:				
		0: CPUBus8x16	R/W	0: CPU Bus 16bit Mode	1: CPU Bus 8bit Mode	

This register sets parameters involving the CPU interface.

The bits in this register and those in the CPUConfig\_0 register are internally and one-for-one Boolean OR'd in the LSI. Thus, only one register needs to be set.

#### Bit 7 Reserved

#### Bit 6 WaitPortDisable

Setting this bit to 1 disables the xWAIT pin function (i.e., port is accessed in fixed cycles).

If the LSI is used with this bit set to 1, insert the appropriate cycles in the CPU bus cycle to meet the AC timing requirements stipulated in the S1R72005#00A300 hardware specifications.

0 – Output xWAIT

1 – Do not output xWAIT

#### Bit 5 WaitMode

This bit sets xWAIT pin output mode.

0 – xWAIT output in 0/Hi-Z mode

1 - xWAIT output in 0/1 mode

#### Bit 4 IntMode

This bit sets xINT pin output mode.

0 - xINT output in 0/Hi-Z mode

1 - xINT output in 0/1 mode

#### Bit 3 Reserved

(Continued to the next page)

(Continued from the preceding page)

#### Bit 2 CPUEndian

This bit sets the CPU endian mode when the CPU bus is used as 16 bits wide.

This bit always applies, regardless of the LSI clock input condition.

- 0 Support CPU access in big endian mode
- 1 Support CPU access in little endian mode

#### Bit 1 Reserved

#### Bit 0 CPUBus8x16

To use the CPU bus as 8 bits wide, set this bit to 1.

If this bit is set to 1, the FIFOforCPU registers for each pipe and endpoint are functionally divided between the 8 low-order bits containing valid data and 8 high-order bits having no effect.

- 0 Use the CPU bus in 16-bit mode
- 1 Use the CPU bus in 8-bit mode

### 2.2.12 ChannelE Register Block – information on differences

The contents of registers in the channel E register block (0xB0 to 0xBF) are identical to those in the channel A register block (0x70 to 0x7F). For more information on the channel E registers, refer to the description of channel A registers. In that case, please confirm that each register name is read as shown below.

```
aConfig 0/1
                                           eConfig 0/1
aMaxPktSize H/L
                                           eMaxPktSize_H/L
                                 PIPEeInterval
PIPEaInterval
                        \rightarrow
PIPEaTranConfig
                                           PIPEeTranConfig
                                 \rightarrow
PIPEaControl
                                           PIPEeControl
                                 \rightarrow
PIPEaTotalSizeH/M/L→
                                 PIPEeTotalSizeH/M/L
EPaControl 0/1
                                           EPeControl 0/1
aFIFOforCPU_H/L
                                           eFIFOforCPU_H/L
                                 \rightarrow
aFIFOControl 0/1
                                           eFIFOControl 0/1
                                 \rightarrow
```

In addition, register names including letters representing a channel (e.g., interrupt related registers) should be read in the same way as above.

Dummy pipe (PIPEe) settings during host operations required for the S1R72005#00A100 do not need to be set in the S1R72005#00A300.

# Chapter 3 Known Problems and Solutions – information on differences

A problem encountered with the earlier S1R72005B00A100 and S1R72005F00A100 models wherein the host issues an unintended token has been resolved in the S1R72005B00A300 and S1R72005F00A300.

No corrective measures are required in software.

## **International Sales Operations**

#### **AMERICA**

#### **EPSON ELECTRONICS AMERICA, INC. HEADQUARTERS**

150 River Oaks Parkway San Jose, CA 95134, U.S.A.

Phone: +1-800-228-3964 FAX: +1-408-922-0238

#### **SALES OFFICES**

#### West

1960 E.Grand Avenue Flr 2 El Segundo, CA 90245, U.S.A.

Phone: +1-800-249-7730 FAX: +1-310-955-5400

#### Central

101 Virginia Street, Suite 290 Crystal Lake, IL 60014, U.S.A.

FAX: +1-815-455-7633 Phone: +1-800-853-3588

#### Northeast

301 Edgewater Place, Suite 210 Wakefield, MA 01880, U.S.A.

Phone: +1-800-922-7667 FAX: +1-781-246-5443

#### Southeast

3010 Royal Blvd. South, Suite 170 Alpharetta, GA 30005, U.S.A.

Phone: +1-877-332-0020 FAX: +1-770-777-2637

#### **EUROPE**

#### **EPSON EUROPE ELECTRONICS GmbH HEADQUARTERS**

Riesstrasse 15

80992 Munich, GERMANY

Phone: +49-89-14005-0 FAX: +49-89-14005-110

#### **DÜSSELDORF BRANCH OFFICE**

Altstadtstrasse 176

51379 Leverkusen, GERMANY

Phone: +49-2171-5045-0 FAX: +49-2171-5045-10

#### **FRENCH BRANCH OFFICE**

1 Avenue de l' Atlantique, LP 915 Les Conquerants Z.A. de Courtaboeuf 2, F-91976 Les Ulis Cedex, FRANCE Phone: +33-1-64862350 FAX: +33-1-64862355

#### **BARCELONA BRANCH OFFICE Barcelona Design Center**

Edificio Testa, C/Alcalde Barnils 64-68, Modulo C 2a planta E-08190 Sant Cugat del Vallès, SPAIN

Phone: +34-93-544-2490 FAX: +34-93-544-2491

#### **UK & IRELAND BRANCH OFFICE**

8 The Square, Stockley Park, Uxbridge Middx UB11 1FW, UNITED KINGDOM Phone: +44-1295-750-216/+44-1342-824451

FAX: +44-89-14005 446/447

#### **Scotland Design Center**

Integration House, The Alba Campus Livingston West Lothian, EH54 7EG, SCOTLAND

Phone: +44-1506-605040 FAX: +44-1506-605041

#### **ASIA**

#### EPSON (CHINA) CO., LTD.

23F, Beijing Silver Tower 2# North RD DongSanHuan

ChaoYang District, Beijing, CHINA

Phone: +86-10-6410-6655 FAX: +86-10-6410-7320

#### SHANGHAI BRANCH

7F, High-Tech Bldg., 900, Yishan Road,

Shanghai 200233. CHINA

Phone: +86-21-5423-5522 FAX: +86-21-5423-5512

#### EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road

Wanchai, Hong Kong

Phone: +852-2585-4600 FAX: +852-2827-4346

Telex: 65542 EPSCO HX

#### **EPSON Electronic** Technology Development (Shenzhen) LTD.

12/F, Dawning Mansion, Keji South 12th Road,

Hi- Tech Park, Shenzhen

Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

#### **EPSON TAIWAN TECHNOLOGY & TRADING LTD.**

14F, No. 7, Song Ren Road,

Taipei 110

Phone: +886-2-8786-6688 FAX: +886-2-8786-6677

#### **HSINCHU OFFICE**

No. 99, Jiangong Road, Hsinchu City 300

Phone: +886-3-573-9900

FAX: +886-3-573-9169

#### **EPSON SINGAPORE PTE., LTD.**

1 HarbourFront Place,

#03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

#### SEIKO EPSON CORPORATION **KOREA OFFICE**

50F, KLI 63 Bldg., 60 Yoido-dong Youngdeungpo-Ku, Seoul, 150-763, KOREA Phone: +82-2-784-6027 FAX: +82-2-767-3677

#### **GUMI OFFICE**

2F, Grand B/D, 457-4 Songjeong-dong,

Gumi-City, KOREA

Phone: +82-54-454-6027 FAX: +82-54-454-6093

#### SEIKO EPSON CORPORATION SEMICONDUCTOR OPERATIONS DIVISION

IC Sales Dept. IC International Sales Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117

> Document Code: 410691100 First Issue: February 2004 Printed February 2006 in JAPAN