

S1V30120 Application Note

(Application Circuit Example)

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2010, All rights reserved.

Table of Contents

1. Outline	.1
2. Application Circuit Example	.1
3. Example External Audio Output Circuits	. 3
4. Mute Timing	.4

1. Outline

This application note describes an application circuit example for the S1V30120.

2. Application Circuit Example





Figure 2.1 Application circuit example

Notes:

- For the connection with clock synchronous serial interface, also refer to Chapter 7, "S1V30120 Hardware Specifications." When controlling the SFRM1 pin by the CPU port, set the SFRM1 pin to Low before transmitting each message and set it to High after receiving all messages. For details on RESP and other messages, refer to the "S1V30120 Message Protocol Specifications."
- For GPIOA3 setups, also refer to Section 3.2 of the "S1V30120 Message Protocol Specifications." Generating an interrupt at the rising edge of GPIO3 (MSG_READY) allows the CPU to reduce the load of controlling the S1V30120.
- 3. The SOUT pin is internally pulled up from the power-on to the completion of initialization. If the SOUT pin is externally pulled down, their lines may go into the middle-level state. To avoid this, turn off the external pull-down resistors. And please connect SOUT to 50kohms resister. After initialization SOUT pin is pulled down when SFRM1=High. Therefore if SOUT is shared with the other deivce, S1V30120 should be connected Tri-state buffer IC controlled by SFRM1.
- 4. The voltage fluctuation of the AVDD power line may degrade the electrical characteristics of full digital amplifiers. Make sure to use stable power supply.
- 5. The S1V30120 initialization sequence is as follows:
 - Step 1: Sets the SPI port on the CPU active.
 - Step 2: Starts supplying the system clock signal to the S1V30120.
 - Step 3: Releases the system reset signal to the S1V30120.
 - Note: For the timings of power-on, clock and reset, refer to Section 6.4.2 of the "S1V30120 Hardware Specifications" as well.
- 6. The GPIOA4 pin is internally pulled down from the power-on to the completion of initialization. If the GPIOA4 pin is externally pulled up, their lines may go into the middle-level state. To avoid this, turn off the external pull-up resistors.
- 7. The GPIOA3 pin is internally pulled down from the power-on to the completion of initialization. If the GPIOA3 pin is externally pulled up, their lines may go into the middle-level state. To avoid this, turn off the external pull-up resistors. And please connect GPIOA3 to 50 kohms pulled down resister.



3. Example External Audio Output Circuits

Figure 3.1 Example of full-digital amplifier add-on circuit using a linear op-amp


Notes:

Figure 3.1 shows an example of the full-digital amplifier add-on circuit. To reduce noise when powering on, it is recommended to control the mute function of the speaker amplifier using a general-purpose I/O port.

Minimize the wire length from the HPO pin of the S1V30120 to the LPF (1K Ω , 10nF, 10K Ω , 1nF). The GND end of the second LPF capacitor (10nF, 1nF) should be connected with the AVSS of S1V30120 by the shortest possible wire.

4. Mute Timing


 $\blacksquare RESET Valid \rightarrow Invalid$



Symbol	Parameter	Min.	Max.	Unit
t ₁	Delay from NRESET released to MUTE released.	120	-	ms

Note: In the timing chart above, the MUTE signal to the external circuit is active high.

■ Stand-by



The following is the flow of MUTE control before and after the Standby Mode:

- ♦ When entering the Standby Mode:
 Receive FINISHED_IND → Enable MUTE → Issue the Standby Command
- ♦ When exiting from the Standby Mode:
 Send STANDBY_EXIT_IND → Wait 120ms → Receive STANDBY_EXIT_IND → Release MUTE

For more information on the Standby Mode, refer to the "Message Protocol Specifications."

■ In the timing chart above, the MUTE signal to the external circuit is active high.

Revision History

Date				Revision details	
	Rev.	Page	Туре	Details	
07/03/2007	1.01	All	New	change the format	
10/18/2007	1.02	All	Revise	2.Application circuit example Add Notes 6: The GPIOA4 pin is internally pulled down from the power-on to the completion of initialization. If the GPIOA4 pin is externally pulled up, their lines may go into the middle-level state. To avoid this, turn off the external pull-up resistors.	
10/29/2007	1.03	Page.2	Add	2.Applicatin circut example Add Notes 7: The GPIOA3 pin is internally pulled down from the power-on to the completion of initialization. If the GPIOA3 pin is externally pulled up, their lines may go into the middle-level state. To avoid this, turn off the external pull-up resistors. And please connect GPIOA3 to 50 ohms pulled down resister.	
01/15/2008	1.04	Page.1	Revise	Modified Fig2.1GPIOA3 arrow direction.	
06/26/2008	1.05	Page.2	Revise	 Notes 3: To avoid this, turn off the external pull-down resistors. And please connect SOUT to 50kohms resister. Notes 7: And please connect GPIOA3 to 50 kohms pulled down resister. 	
04/05/2010	1.06	Page.2	Revise	Notes 3: If SOUT is shared with the other deivce, S1V30120 should be connected Tri-state buffer IC controlled by SFRM1.	

EPSON

AMERICA

EPSON ELECTRONICS AMERICA, INC.

2580 Orchard Parkway San Jose , CA 95131,USA Phone: +1-800-228-3964 FAX: +1-408-922-0238

EUROPE

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY Phone: +49-89-14005-0 FAX: +49-89-14005-110

International Sales Operations

ASIA

EPSON (CHINA) CO., LTD. 7F, Jinbao Bldg.,No.89 Jinbao St.,Dongcheng District, Beijing 100005, China Phone: +86-10-8522-1199 FAX: +86-10-8522-1125

SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900, Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 FAX: +86-21-5423-4677

SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi- Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

EPSON HONG KONG LTD.

20/F., Harbour Centre, 25 Harbour Road Wanchai, Hong Kong Phone: +852-2585-4600 FAX: +852-2827-4346 Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

EPSON SINGAPORE PTE., LTD.

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

SEIKO EPSON CORP.

 KOREA OFFICE

 50F, KLI 63 Bldg., 60 Yoido-dong

 Youngdeungpo-Ku, Seoul 150-763, KOREA

 Phone: +82-2-784-6027
 FAX: +82-2-767-3677

SEIKO EPSON CORPORATION SEMICONDUCTOR OPERATIONS DIVISION

IC Sales Dept. IC International Sales Group 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117

> Document Code: 411302402 First Issue July 2007 Revised April 2010, in JAPAN