

CMOS 4-BIT SINGLE CHIP MICROCOMPUTER S1C6F632 Technical Manual

SEIKO EPSON CORPORATION

Evaluation board/kit and Development tool important notice

- 1. This evaluation board/kit or development tool is designed for use for engineering evaluation, demonstration, or development purposes only. Do not use it for other purpose. It is not intended to meet the requirement of design for finished product.
- 2. This evaluation board/kit or development tool is intended for use by an electronics engineer, and it is not the product for consumer. The user should use this goods properly and safely. Seiko Epson dose not assume any responsibility and liability of any kind of damage and/or fire coursed by usage of it. User should cease to use it when any abnormal issue occurs even during proper and safe use.
- 3. The part used for this evaluation board/kit or development tool is changed without any notice.


NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2012, All rights reserved.

Configuration of product number



CONTENTS

CHAPTER 1	O U	TLINE		1
	1.1	Features	2	
	1.2	Block Diagram		
	1.3	Pin Layout Diagram	4	
	1.4	Pin Description	6	
	1.5	Mask Option	7	
	Dor	Supply the Interior Decom		0
CHAPTER Z		WER SUPPLY AND INITIAL RESET		9
	2.1	Power Supply		
		2.1.1 Operating voltage 2.1.2 Internal power supply circuit		
	2.2	Initial Reset		
	2.2	2.2.1 Reset terminal (RESET)		
		2.2.2 Simultaneous high input to P1x ports (P10–P13)		
		2.2.3 Internal register at initial resetting		
		2.2.4 Terminal settings at initial resetting		
	2.3	Test Terminal (TEST)	13	
CHAPTER 3	СР	U, ROM, RAM		14
	3.1	CPU	14	
	3.2	Code ROM	14	
	3.3	RAM		
	3.4	Data ROM	15	
CHADTED A	\boldsymbol{p}_{EI}	RIPHERAL CIRCUITS AND OPERATION		16
	4.1	Memory Map		
	4.2	Power Control		
	7.2	4.2.1 Configuration of power supply circuit		
		4.2.2 Controlling LCD power source		
		4.2.3 Heavy load protection function		
		4.2.4 I/O memory for power control		
		4.2.5 Programming notes	35	
	4.3	Watchdog Timer		
	4.3	4.3.1 Configuration of watchdog timer	36	
	4.3	4.3.1 Configuration of watchdog timer4.3.2 Interrupt function	36 36	
	4.3	4.3.1 Configuration of watchdog timer4.3.2 Interrupt function4.3.3 I/O memory of watchdog timer	36 36 37	
		 4.3.1 Configuration of watchdog timer	36 36 37 37	
	4.3 4.4	 4.3.1 Configuration of watchdog timer	36 36 37 37 38	
		 4.3.1 Configuration of watchdog timer	36 36 37 37 38	
		 4.3.1 Configuration of watchdog timer	36 36 37 37 38 38 38	
		 4.3.1 Configuration of watchdog timer	36 36 37 37 38 38 38 39 39	
		 4.3.1 Configuration of watchdog timer	36 36 37 37 38 38 38 39 39 39 40	
		 4.3.1 Configuration of watchdog timer	36 36 37 37 38 38 38 39 39 39 40 41	
	4.4	 4.3.1 Configuration of watchdog timer	36 36 37 37 38 38 38 38 39 40 41 42	
		 4.3.1 Configuration of watchdog timer	36 36 37 37 38 38 38 39 39 40 41 42 -P53) 43	
	4.4	 4.3.1 Configuration of watchdog timer	36 36 37 37 38 38 38 39 40 41 42 -P53) 43 43	

	4.5.4 Input interface level	
	4.5.5 Pull-down during input mode	45
	4.5.6 Special output	46
	4.5.7 Key input interrupt function	48
	4.5.8 I/O memory of I/O ports	50
	4.5.9 Programming notes	
4.6	LCD Driver	
4.0		
	4.6.1 Configuration of LCD driver	
	4.6.2 Power supply for LCD driving	
	4.6.3 Controlling LCD display	
	4.6.4 Display memory	
	4.6.5 LCD contrast adjustment	
	4.6.6 I/O memory of LCD driver	
	4.6.7 Programming notes	
4.7	Clock Timer	
	4.7.1 Configuration of clock timer	
	4.7.2 Controlling clock manager	
	4.7.3 Data reading and hold function	
	4.7.4 Interrupt function	
	4.7.5 I/O memory of clock timer	
	4.7.6 Programming notes	
10		
4.8	Stopwatch Timer	
	4.8.1 Configuration of stopwatch timer	
	4.8.2 Controlling clock manager	
	4.8.3 Counter and prescaler	
	4.8.4 Capture buffer and hold function	
	4.8.5 Stopwatch timer RUN/STOP and reset	
	4.8.6 Direct input function and key mask	
	4.8.7 Interrupt function	
	4.8.8 I/O memory of stopwatch timer	
	4.8.9 Programming notes	
4.9	Programmable Timer	
4.9		
4.9	4.9.1 Configuration of programmable timer	
4.9		
4.9	4.9.1 Configuration of programmable timer4.9.2 Controlling clock manager4.9.3 Basic count operation	
4.9	 4.9.1 Configuration of programmable timer	96
4.9	4.9.1 Configuration of programmable timer4.9.2 Controlling clock manager4.9.3 Basic count operation	96 99 100 101 102
4.9	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103
4.9	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104
4.9	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104
4.9	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105
4.9	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120 120
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120 120 120 121
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106
	 4.9.1 Configuration of programmable timer	96 99 99 100 101 102 + 7) 103 104 104 105 106
	 4.9.1 Configuration of programmable timer	96 99 99 100 101 102 + 7) 103 104 104 105 106
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120 120 120 120 121 122 123 124 127
	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120 120 120 120 121 122 123 124 127 128
4.10	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 120 120 120 120 121 122 123 124 127 128 128
4.10	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 120 120 120 120 121 122 123 124 127 128 128
4.10	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120 120 120 120 121 122 123 124 127 128 133
4.10	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118 120 120 120 120 120 121 122 123 124 123 124 127 128 133 134
4.10	 4.9.1 Configuration of programmable timer	96 99 100 101 102 + 7) 103 104 104 105 106 118

	4.11.5 Digital envelope	
	4.11.6 One-shot output	
	4.11.7 I/O memory of sound generator	
	4.11.8 Programming notes	141
	4.12 Integer Multiplier	
	4.12.1 Configuration of integer multiplier	
	4.12.2 Controlling clock manager	
	4.12.3 Multiplication mode 4.12.4 Division mode	
	4.12.5 Execution cycle	
	4.12.6 I/O memory of integer multiplier	
	4.12.7 Programming note	
	4.13 R/f Converter	148
	4.13.1 Configuration of R/f converter	
	4.13.2 Controlling clock manager	
	4.13.3 Connection terminals and CR oscillation circuit	
	4.13.4 Operation of R/f conversion	
	4.13.5 Interrupt function	
	4.13.6 Continuous oscillation function	
	4.13.7 I/O memory of R/f converter 4.13.8 Programming notes	
	6 6	
	4.14 SVD (Supply Voltage Detection) Circuit	
	4.14.1 Configuration of SVD circuit 4.14.2 SVD operation	
	4.14.3 I/O memory of SVD circuit	
	4.14.4 Programming notes	
	4.15 Interrupt and HALT/SLEEP	
	4.15.1 Interrupt factor	
	4.15.2 Interrupt mask	
	4.15.3 Interrupt vector	
	4.15.4 I/O memory of interrupt	
	4.15.5 Programming notes	171
CHAPTER 5	FLASH EEPROM	172
CHAPTER 6	Summary of Notes	174
	6.1 Notes for Low Current Consumption	
	6.2 Summary of Notes by Function	
	6.3 Precautions on Mounting	
CHAPTER 7	BASIC EXTERNAL WIRING DIAGRAM	182
CHAPTER 8	Electrical Characteristics	183
	8.1 Absolute Maximum Rating	
	8.2 Recommended Operating Conditions	
	8.3 DC Characteristics	
	8.4 Analog Circuit Characteristics and Current Consumptio	
	8.5 Oscillation Characteristics	
	8.6 Serial Interface AC Characteristics	
	8.7 Timing Chart	
	8.8 Characteristics Curves (reference value)	

CHAPTER 9	PAC	KAGE	202
	9.1	Plastic Package	
	9.2	Ceramic Package for Test Samples	
CHAPTER 10) P ad	Layout	205
		Diagram of Pad Layout	
		Pad Coordinates	
APPENDIX A	Рек	RIPHERAL CIRCUIT BOARDS FOR S1C6F632	207
	A.1	Names and Functions of Each Part A.1.1 S5U1C63000P6 A.1.2 S5U1C6F632P2	207
	A.2	Connecting to the Target System	
	A.3	Downloading to S5U1C63000P6 A.3.1 Downloading Circuit Data – when new ICE (S5U1C63000H2/S5U1C63000H6) is used	
	A.4	Usage Precautions	
		A.4.1 Operational precautions	
		A.4.2 Differences with the actual IC	
	A.5	Product Specifications	
		A.5.1 Specifications of S5U1C63000P6	
		A.5.2 Specifications of S5U1C6F632P2	
APPENDIX B	B PR	OM Programming	223
	<i>B</i> .1		
	<i>B.2</i>	Serial Programming	
		B.2.1 Serial programming environment	224
		B.2.2 System connection for serial programming	
		B.2.3 Serial programming procedure	
		B.2.4 Connection diagram for serial programming	
	<i>B.3</i>	On Board Writer Control Software	
		B.3.1 Starting up	
		<i>B.3.2 Setup</i>	
		B.3.3 Operating method	
		1 LOAD IPROM (HSA file, LSA file) 2 LOAD CPROM (CSA file)	
		<i>2 EOAD CFROM (CSA JIIE)</i> <i>3 ERASE IPROM, CPROM</i>	
		4 BLANK CHECK IPROM, CPROM	
		5 PROGRAM IPROM, CPROM	
		6 VERIFY IPROM, CPROM	
		7 READ IPROM, CPROM	
		8 MACRO	242
		9 DUMP IPROM, CPROM	243
		10 OPEN LOG FILE	
		11 SAVE IPROM	
		12 SAVE CPROM	
		B.3.4 List of commands	
	_	B.3.5 List of error messages	
	<i>B.4</i>	Flash EEPROM Programming Notes	

CHAPTER 1 OUTLINE

The S1C6F632 is a microcomputer which has a 4-bit CPU S1C63000 as the core CPU, Flash EEPROM (31,744 words × 13 bits), RAM (8,192 words × 4 bits), multiply-divide circuit, serial interface, watchdog timer, programmable timer, time base counters (2 systems), a dot matrix LCD driver that can drive a maximum 1,536 dots of LCD panel, and an R/f converter that can measure temperature and humidity using sensors such as a thermistor.

The S1C6F632 features low current consumption, this makes it suitable for battery driven clocks and watches with temperature and humidity measurement functions.

The S1C6F632 allows choice from 12 different models by mask-option selections and shipment form selections as shown in Table 1.1.

<i>Iubic 1.1 1</i>	nouei iineup
Mask option type *	Shipment form
Standard mask option Type B	QFP20-144pin package
	VFBGA7HX144 package
	Die form
Standard mask option Type E	QFP20-144pin package
	VFBGA7HX144 package
	Die form
Standard mask option Type G	QFP20-144pin package
	VFBGA7HX144 package
	Die form
Custom mask option	QFP20-144pin package
	VFBGA7HX144 package
	Die form

Table 1.1 Model lineup

* This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

^{*} See Section 1.5, "Mask Option".

1.1 Features

OSC1 oscillation circuit	. 32.768 kHz (Typ.) crystal oscillation circuit					
OSC3 oscillation circuit	. 4.2 MHz (Max.) ceramic or 1.8 MHz (Typ.) CR oscillation circuit (*1)					
Instruction set	Basic instruction: 47 types (411 instructions with all) Addressing mode: 8 types					
Instruction execution time	. During operation at 32.768 kHz: 61 µsec 122 µsec 183 µsec During operation at 4 MHz: 0.5 µsec 1 µsec 1.5 µsec					
Flash EEPROM capacity	Code ROM: 31,744 words × 13 bits Data ROM: 4,096 words × 4 bits					
RAM capacity	. Data memory: 8,192 words × 4 bits Display memory: 2,048 bits					
I/O port	. 24 bits (pull-down resistors may be incorporated*1 Shared with 4 serial I/F I/O pins, 4 R/f converter I/O pins, and 6 special output pins *2)					
Serial interface	. 1 port (8-bit clock synchronous system)					
LCD driver	. 48 segments × 32 commons, 56 segments × 24 commons, or 64 segments × 16 commons (*2)					
Time base counter	. Clock timer Stopwatch timer (1/1000 sec, with direct key input function)					
Programmable timer	. 16-bit timer \times 4 ch. (each 16-bit timer is configurable to two 8-bit timer channels *2)					
Watchdog timer	. Built-in					
Sound generator	. With envelope and 1-shot output functions					
R/f converter	. 2 ch., CR oscillation type, 20-bit counter Supports resistive humidity sensors					
Multiply-divide circuit	. 8-bit accumulator \times 1 ch. Multiplication: 8 bits \times 8 bits \rightarrow 16-bit product Division: 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder					
Supply voltage detection (SVD) circuit.	. Programmable 15 detection voltage levels (*2)					
External interrupt	. Key input interrupt: 8 systems					
Internal interrupt	. Clock timer interrupt:8 systemsStopwatch timer interrupt:4 systemsProgrammable timer interrupt:16 systemsSerial interface interrupt:1 systemR/f converter interrupt:3 systems					
Power supply voltage	. 1.8 to 3.6 V (for normal operation) 2.7 to 3.6 V (for Flash programming)					
Operating temperature range	20 to 70°C					
Current consumption (Typ.)						
	During HALT (32 kHz) 2 µA					
	During running (32 kHz) 9 μA During running (4 MHz) 960 μA					
Shipment form	. QFP20-144pin, VFBGA7HX144 or die form					
	*1: Can be selected with mask option *2: Can be selected with software					

1.2 Block Diagram





Fig. 1.2.1 Block diagram

1.3 Pin Layout Diagram

QFP20-144pin



VFBGA7HX144

		A1 Cor	ner	Тор	View				Botto	om View		A1 Corne	r	
	A B C D E F G H J K L M N 1 2 3 4 5 6 7 8 9 1011 1213							000000000000000000000000000000000000000		000				
	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	N.C.	SEG14	SEG11	SEG7	SEG3	SEG1	COM13	COM9	COM5	COM3	HUD	REF1	N.C	A
в	SEG16	SEG15	SEG12	SEG8	SEG2	SEG0	COM12	COM8	СОМ4	СОМО	RFIN1	Vss	P01 REF0	в
с	SEG18	SEG17	SEG13	SEG9	SEG4	COM15	COM11	COM7	COM2	SEN1	P02 SEN0	Vdd	P03 RFOUT BZ	с
D	SEG21	SEG20	SEG19	SEG10	SEG5	COM14	COM10	COM6	COM1	P00 RFIN0	P10 RUN LAP	P11 RUN LAP	P12 EVIN_A	D
Е	SEG24	SEG23	SEG22	SEG6						P13 TOUT_A	P20 SCLK	P21 SOUT	P22 SIN	E
F	SEG26	SEG28	SEG27	SEG25						P23 SRDY SS FOUT	P30	P32 TOUT_C	P31 TOUT_B	F
G	SEG31	SEG30	SEG32	SEG29			Top Vie	w		P42 EVIN_C	P41 EVIN_B	P40	P33 TOUT_D	G
н	SEG36	SEG34	SEG33	SEG35						P52	P43 EVIN_D	P50	P51	н
J	SEG38	SEG37	SEG39	SEG40						TEST3	P53	TEST	RESET	J
к	SEG42	SEG43	SEG44	SEG41	COM23 SEG56	COM19 SEG60	CF	CE	CA	TEST2	DRXD	DTXD	DCLK	ĸ
L	SEG45	SEG46	COM29 SEG50	COM26 SEG53	COM20 SEG59	COM18 SEG61	Vss	CD	Vc3	Vc2	Vss	TEST1	DMOD	L
м	SEG47	COM31 SEG48	COM28 SEG51	COM25 SEG54	COM22 SEG57	COM16 SEG63	Vd2	СВ	Vc4	Vc1	OSC4	OSC2	Vd1	м
N	N.C.	COM30 SEG49	COM27 SEG52	COM24 SEG55	COM21 SEG58	COM17 SEG62	CG	сс	Vc5	Vdd	OSC3	OSC1	N.C	N
L	1	2	3	4	5	6	7	8	9	10	11	12	13	1

Fig. 1.3.2 Pin layout diagram (VFBGA7HX144)

1.4 Pin Description

		Dia Ma	10010	. 1. 7.1	Pin description
Pin name	Die	Pin No. QFP	VFBGA	I/O	Function
VDD	63, 100	67, 104	C12, N10	-	Power (+) supply pins
Vss	49, 66, 104	53, 70, 108	B12, L7, L11	-	Power (-) supply pins
VD1	69	73	M13	-	Internal logic voltage regulator output pin
VD2	50	54	M7	-	LCD power voltage booster output pin
VC1–VC5	62–58	66–62	M10, L10, L9, M9, N9	-	LCD drive voltage output pins
CA-CE	57–53	61–57	K9, M8, N8, L8, K8	I	LCD system voltage boost capacitor connecting pins
CF, CG	52, 51	56, 55	K7, N7	_	Power voltage boost capacitor connecting pins
OSC1	67	71	N12	Ι	Crystal oscillation input pin
OSC2	68	72	M12	0	Crystal oscillation output pin
OSC3	64	68	N11	Ι	Ceramic or CR oscillation input pin (mask option)
OSC4	65	69	M11	0	Ceramic or CR oscillation output pin (mask option)
P00/RFIN0	103	107	D10	Ι	I/O port or R/f converter Ch.0 CR oscillation input pin (software switch)
P01/REF0	102	106	B13	I/O	I/O port or R/f converter Ch.0 reference oscillation output pin (software switch)
P02/SEN0	101	105	C11	I/O	I/O port or R/f converter Ch.0 CR oscillation output pin (software switch)
P03/RFOUT/BZ	99	103	C13	I/O	I/O port, R/f converter oscillation frequency output pin, or sound output pin (software switch)
P10/RUN/LAP	98	102	D11	I/O	I/O port or stopwatch Run/Lap input pin (software switch)
P11/RUN/LAP	97	102	D12	I/O	I/O port or stopwatch Run/Lap input pin (software switch)
P12/EVIN A	96	101	D12 D13	I/O	I/O port or event counter input pin (software switch)
P13/TOUT A	95	99	E10	I/O	I/O port or programmable timer output pin (software switch)
P20/SCLK	94	98	E10	I/O	I/O port or serial I/F clock I/O pin (software switch)
P21/SOUT	93	97	E12	I/O	I/O port or serial I/F data output pin (software switch)
P22/SIN	92	96	E12 E13	I/O	I/O port or serial I/F data input pin (software switch)
P23/SRDY/SS	91	95	F10	I/O	I/O port, serial I/F ready signal output, SS signal input or FOUT clock output pin
/FOUT	71	,,,	110	10	(software switch)
P30	90	94	F11	I/O	I/O port pin
P31/TOUT B	89	93	F13	I/O	I/O port or programmable timer output pin (software switch)
P32/TOUT C	88	92	F12	I/O	I/O port or programmable timer output pin (software switch)
P33/TOUT D	87	91	G13	I/O	I/O port or programmable timer output pin (software switch)
P40	86	90	G12	I/O	I/O port pin
P41/EVIN B	85	89	G11	I/O	I/O port or event counter input pin (software switch)
P42/EVIN C	84	88	G10	I/O	I/O port or event counter input pin (software switch)
P43/EVIN D	83	87	H11	I/O	I/O port or event counter input pin (software switch)
P50–P53	82–79	86-83	H12, H13, H10, J11	I/O	I/O port pins
COM0-COM15	109-124	113–128	*1	0	LCD common output pins
COM0=COM13 COM16=COM31	48-33	52-37	*1	0	LCD common output pins LCD common output or segment output pins (software switch)
/SEG63-SEG48	40-55	52-57	*2	0	LED common output of segment output phis (software switch)
SEG0-SEG47	125-140, 1-3	129–144, 1–28,	*3	0	LCD segment output pins
	2	31, 33, 35, 36			
RFIN1	105	109	B11	Ι	R/f converter Ch.1 CR oscillation input pin
REF1	106	110	A12	0	R/f converter Ch.1 reference oscillation output pin
SEN1	107	111	C10	0	R/f converter Ch.1 CR oscillation output pin
HUD	108	112	A11	0	R/f converter AC-bias oscillation output pin for humidity sensor
DMOD	73	77	L13	I	Flash EEPROM programming control input pin
DRXD	74	78	K11	Ι	Serial data input pin for Flash EEPROM programming
DTXD	75	79	K12	0	Serial data output pin for Flash EEPROM programming
DCLK	76	80	K13	Ι	Clock input pin for Flash EEPROM programming
RESET	78	82	J13	Ι	Initial reset input pin
TEST	77	81	J12	Ι	Test input pin
TEST1-TEST3	70–72	74–76	L12, K10, J10	I/O	Test input/output pins

Table 1.4.1 Pin description

*1 COM0-COM15:

B10, D9, C9, A10, B9, A9, D8, C8, B8, A8, D7, C7, B7, A7, D6, C6

*3 SEG0-SEG47:

*2 COM16/SEG63-COM31/SEG48: M6, N6, L6, K6, L5, N5, M5, K5, N4, M4, L4, N3, M3, L3, N2, M2 B6, A6, B5, A5, C5, D5, E4, A4, B4, C4, D4, A3, B3, C3, A2, B2, B1, C2, C1, D3, D2, D1, F4, F1, F3, F2, G4,

G2, G1, G3, H3, H2, H4, H1, J2, J1, J3, J4, K4, K1, K2, K3, L1, L2, M1

1.5 Mask Option

S1C6F632 Series provides three standard mask option models (Type B, Type E and Type G) and a custom mask option model that allows selection of each optional specification. (See Table 1.1.)

In the custom option model, several hardware specifications are prepared in each optional item, and one of them can be selected according to the application. Use the function option generator winfog provided as a development tool of S1C6F632 for this selection. Mask pattern of the IC is finally generated based on the data created by winfog. Refer to the "S5U1C63000A Manual" for winfog.

<Outline of the mask option>

(1) OSC1 oscillation circuit

The OSC1 oscillator type is fixed at crystal oscillation. Refer to Section 4.4.3, "OSC1 oscillation circuit," for details.

(2) OSC3 oscillation circuit

The OSC3 oscillator type can be selected from ceramic oscillation or CR oscillation (external R). The standard mask option Type B model is configured with a ceramic oscillation circuit and Type E and G models are configured with a CR oscillation circuit (external R). Refer to Section 4.4.4, "OSC3 oscillation circuit," for details.

(3) RESET terminal pull-down resistor

The custom option model provides an option to select whether an internal pull-down resistor is incorporated into the RESET input port. The standard mask option models have a built-in pull-down resistor. Refer to Section 2.2.1, "Reset terminal (RESET)," for details.

(4) I/O port pull-down resistor

The custom option model provides an option to select whether an internal pull-down resistor that will be enabled in input mode is incorporated into each I/O port (P00–P03, P10–P13, P20–P23, P30–P33, P40–P43, P50–P53). The standard mask option models have built-in pull-down resistors for all I/O ports. Refer to Section 4.5.2, "Mask option," for details.

(5) Output specification of the I/O port

The custom option model provides an option to select either complementary output or P-channel open drain output as the output cell type of each I/O port (P00–P03, P10–P13, P20–P23, P30–P33, P40–P43, P50–P53). The standard mask option models are configured with complementary output for all I/O ports. Refer to Section 4.5.2, "Mask option," for details.

Do not configure the P00–P03 ports to P-channel open drain output if the R/f converter (channel 0) is used.

(6) Multiple key entry reset function (by simultaneous high input to the P1x ports)

The custom option model provides an option to select whether the function to reset the IC by pressing multiple keys simultaneously is implemented or not. A combination of the P1x ports (P10–P13) to be used for this function can also be selected. The standard mask option models do not have this function. Refer to Section 2.2.2, "Simultaneous high input to P1x ports (P10–P13)," for details.

(7) Time authorize circuit for the multiple key entry reset function

When the multiple key entry reset option (option (6)) is selected in the custom mask option model, the time authorize circuit can also be incorporated. The time authorize circuit measures the high pulse width of the simultaneous input signals and asserts the reset signal if it is longer than the predetermined time. This option is not available when the multiple key entry reset option is not selected. Refer to Section 2.2.2, "Simultaneous high input to P1x ports (P10–P13)," for details.

(8) LCD drive power supply

The custom option model provides an LCD drive power supply option to select the drive bias from 1/5 bias (with VC2 reference voltage), 1/4 bias (with VC2 reference voltage) and 1/4 bias (with VC1 reference voltage). The standard mask option Type B and E models support 1/5 bias (with VC2 reference voltage) only and Type G supports 1/4 bias (with VC2 reference voltage) only. Refer to Section 4.6.2, "Power supply for LCD driving," for details.

CHAPTER 1: OUTLINE

			Table 1.5.1 Opt	ion list		
Optional item		Standard Type B	Standard Type E	Standard Type G	Cus	tom
OSC1 oscillation circuit	t	1. Crystal (32.768 kHz)	1. Crystal (32.768 kHz)	1. Crystal (32.768 kHz)	1. Crystal (32.768 k	Hz)
OSC3 oscillation circuit	t	■ 2. Ceramic (4.2 MHz)	■ 1. CR (external R)	■ 1. CR (external R)	□ 1. CR (external R) □ 2. Ceramic (4.2 MH	z)
RESET pin pull-down r	esistor	■ 1. Use	1. Use	■ 1. Use		2. Not Use
I/O port	P00	■ 1. Use	1. Use	■ 1. Use		2. Not Use
pull-down resistor	P01		1. Use	■ 1. Use		2. Not Use
1	P02		1. Use	■ 1. Use		2. Not Use
	P03		1. Use	■ 1. Use		2. Not Use
	P10	■ 1. Use	1. Use	■ 1. Use		2. Not Use
	P11	■ 1. Use	1. Use	■ 1. Use		2. Not Use
	P12	■ 1. Use	1. Use	■ 1. Use	🗆 1. Use	2. Not Use
	P13	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P20	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P21	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P22	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P23	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P30	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P31	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P32	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P33	■ 1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P40	■ 1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P41	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P42	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P43	■ 1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P50	1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P51	1. Use	1. Use	■ 1. Use	🗆 1. Use	2. Not Use
	P52	■ 1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
	P53	■ 1. Use	1. Use	1. Use	🗆 1. Use	2. Not Use
I/O port	P00	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	□ 2. Pch Open Drain*
output specification	P01	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	□ 2. Pch Open Drain*
	P02	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	□ 2. Pch Open Drain*
	P03	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain*
	P10	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P11	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P12	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P13	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P20	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P21	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P22	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P23	 Complementary 	 Complementary 	 Complementary 	1. Complementary	2. Pch Open Drain
	P30	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P31	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P32	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P33	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	2. Pch Open Drain
	P40	1. Complementary	1. Complementary	 Complementary 	□ 1. Complementary	-
	P41		 Complementary 	 Complementary 	□ 1. Complementary	1
	P42	 Complementary 	 Complementary 	 Complementary 	□ 1. Complementary	-
	P43		1. Complementary	1. Complementary	□ 1. Complementary	-
	P50	1. Complementary	1. Complementary	1. Complementary	□ 1. Complementary	
	P51	1 1	1. Complementary	1. Complementary	1. Complementary	-
	P52	1. Complementary	1. Complementary	■ 1. Complementary	1. Complementary	-
D1 . 1.1 1 1	P53		1. Complementary	1. Complementary	1. Complementary	□ 2. Pch Open Drain
P1x port multiple key	entry	1. Not Use	1. Not Use	1. Not Use	1. Not Use	
reset combination					□ 2. Use <p10, p11=""></p10,>	10
					□ 3. Use <p10, p11,="" p<="" td=""><td></td></p10,>	
			—	-	□ 4. Use <p10, p11,="" p<="" td=""><td>12, P13></td></p10,>	12, P13>
P1x port multiple key		1. Not Use	1. Not Use	1. Not Use	□ 1. Not Use	
reset time authorizati			• 1 1/5 D'		2. Use	
LCD drive power so	urce	1. 1/5 Bias, Vc2 Reference	 1. 1/5 Bias, Vc2 Reference 		□ 1. 1/5 Bias, Vc2 Ref	
				2. 1/4 Bias, Vc2 Reference		
					3. 1/4 Bias, Vc1 Ref	erence

Table 1.5.1 Option list

□ Selectable ■ Fixed

* Do not select "Pch Open Drain" as the P00–P03 port output specification if the R/f converter (channel 0) is used.

CHAPTER 2 POWER SUPPLY AND INITIAL RESET

2.1 Power Supply

This section explains the operating voltage and the configuration of the internal power supply circuit of the S1C6F632.


2.1.1 Operating voltage


The S1C6F632 operating power voltage is as follows:

Normal operation mode: 1.8 V to 3.6 V Flash programming mode: 2.7 V to 3.6 V

2.1.2 Internal power supply circuit

The S1C6F632 incorporates the power supply circuit shown in Figure 2.1.2.1. When voltage within the range described above is supplied to VDD (+) and VSS (GND), all the voltages needed for the internal circuits are generated internally in the IC.





The power supply circuit is broadly divided into three blocks.

Table 2.1.2.1 Power supply circuit

Circuit	Power supply circuit	Output voltage
Oscillation and internal circuits	Internal operating voltage regulator	VD1
LCD system voltage regulator	Power supply voltage booster	VDD or VD2
LCD driver	LCD system voltage regulator	VC1–VC5

CHAPTER 2: POWER SUPPLY AND INITIAL RESET

Internal operating voltage regulator

The internal operating voltage regulator generates the operating voltage VD1 for driving the internal logic circuits and the oscillation circuit.

Power supply voltage booster

The power supply voltage booster generates the operating voltage VD2 for the LCD system voltage regulator. When a VC2 reference voltage option for the LCD drive power supply is selected, either VDD or VD2 can be selected as the power source for the LCD system voltage regulator according to the VDD power supply voltage level.

Table 2.1.2.2 Power source voltage for LCD system voltage regulator (when Vc2 reference voltage i

Power supply voltage	Power source for
VDD	LCD system voltage regulator
1.8 to 2.5 V	$VD2 (\cong VDD \times 2)$
2.5 to 3.6 V	VDD

The VD2 voltage is about double the VDD voltage level.

The VD2 voltage is not required when a power supply voltage (VDD) more than 2.5 V is used to operate the IC or when the VC1 reference voltage option for the LCD drive power supply is selected. In this case, the power supply voltage booster can be disabled. Refer to Section 4.6.2, "Power supply for LCD driving," for controlling the power supply voltage booster.

LCD system voltage regulator

The LCD system voltage regulator generates the LCD drive voltages VC1 to VC5. See Chapter 8, "Electrical Characteristics" for the voltage values.

In the S1C6F632, the LCD drive voltage is supplied to the built-in LCD driver which drives the LCD panel connected to the SEG and COM terminals.

Notes: • Be sure not to use the VD1, VD2, and VC1 to VC5 terminal output voltages to drive external circuits.

• If VDD equal to or less than 2.5 V is used as the power source for the LCD system voltage regulator, the Vc1 to Vc5 voltages cannot be generated within specifications (when a Vc2 reference voltage option is selected).

2.2 Initial Reset

The S1C6F632 should be reset to initialize the internal circuits. There are two ways of doing this.

- External initial reset by the RESET terminal
- (2) External initial reset by simultaneous high input to P10-P13 ports (mask option)

The circuits are initialized by either (1) or (2). When the power is turned on, be sure to initialize using the reset function. It is not guaranteed that the circuits are initialized by only turning the power on.

Figure 2.2.1 shows the configuration of the initial reset circuit.




Fig. 2.2.1 Configuration of initial reset circuit

2.2.1 Reset terminal (RESET)

Initial reset can be executed externally by setting the reset terminal to a high level (VDD). After that the initial reset is released by setting the reset terminal to a low level (Vss) and the CPU starts operating. The reset input signal is maintained by the RS latch and becomes the internal initial reset signal. The RS latch is designed to be released by a 16 Hz signal (high) that is divided by the OSC1 clock. Therefore in normal operation, a maximum of 16,396/fosc1 seconds (500 msec when fosc1 = 32.768 kHz) is needed until the internal initial reset is released after the reset terminal goes to low level. Be sure to maintain a reset input of 0.1 msec or more. However, when turning the power on, the reset terminal should be set at a high level as in the timing shown in Figure 2.2.1.1.

Note that a reset pulse shorter than 100 nsec is rejected as noise.




Fig. 2.2.1.1 Initial reset at power on

The reset terminal should be set to 0.9•VDD or more (high level) until the supply voltage becomes 1.3 V or more.


After that, a level of $0.5 \cdot \text{VDD}$ or more should be maintained more than 2.0 msec.

The reset terminal incorporates a pull-down resistor and a mask option is provided to select whether the resistor is used or not.

2.2.2 Simultaneous high input to P1x ports (P10–P13)

Another way of executing initial reset externally is to input high level signals simultaneously to the P1x ports (P10–P13) selected by a mask option.

Since this initial reset passes through the noise reject circuit, maintain the specified input port terminals at high level for at least 1.5 msec (when the oscillation frequency fosc1 is 32.768 kHz) during normal operation. The noise reject circuit does not operate immediately after turning the power on until the oscillation circuit starts oscillating. Therefore, maintain the specified input port terminals at high level for at least 1.5 msec (when the oscillation frequency fosc1 is 32.768 kHz) after oscillation starts. Table 2.2.2.1 shows the combinations of P1x ports (P10–P13) that can be selected by a mask option.



When, for instance, mask option 4 (P10*P11*P12*P13) is selected, initial reset is executed when the signals input to the four ports P10–P13 are all high at the same time. When 2 or 3 is selected, the initial reset is done when a key entry including a combination of selected input ports is made.

Further, the time authorize circuit mask option is selected when this reset function is selected. The time authorize circuit checks the input time of the simultaneous high input and performs initial reset if that time is the defined time (1 to 2 sec) or more.

If using this function, make sure that the specified ports do not go high at the same time during ordinary operation.

2.2.3 Internal register at initial resetting

Initial reset initializes the CPU as shown in Table 2.2.3.1.

The registers and flags which are not initialized by initial reset should be initialized in the program if necessary.

In particular, the stack pointers SP1 and SP2 must be set as a pair because all the interrupts including NMI are masked after initial reset until both the SP1 and SP2 stack pointers are set with software.

When data is written to the EXT register, the E flag is set and the following instruction will be executed in the extended addressing mode. If an instruction which does not permit extended operation is used as the following instruction, the operation is not guaranteed. Therefore, do not write data to the EXT register for initialization only.

Refer to the "S1C63000 Core CPU Manual" for extended addressing and usable instructions.

CPU core											
Name	Symbol	Number of bits	Setting value								
Data register A	A	4	Undefined								
Data register B	В	4	Undefined								
Extension register EXT	EXT	8	Undefined								
Index register X	X	16	Undefined								
Index register Y	Y	16	Undefined								
Program counter	PC	16	0110H								
Stack pointer SP1	SP1	8	Undefined								
Stack pointer SP2	SP2	8	Undefined								
Zero flag	Z	1	Undefined								
Carry flag	С	1	Undefined								
Interrupt flag	I	1	0								
Extension flag	Е	1	0								
Queue register	Q	16	Undefined								

Table 2.2.3.1 Initial values

Peripheral circuits										
Name	Number of bits	Setting value								
RAM	4	Undefined								
Display memory	4	Undefined								
Other peripheral circuits	-	*								

* See Section 4.1, "Memory Map."

2.2.4 Terminal settings at initial resetting

The I/O port (P) terminals are shared with special output terminals and input/output terminals of the serial interface, R/f converter, stopwatch timer and programmable timer (event counter). These functions are selected by the software. At initial reset, these terminals are configured to the general purpose I/O port terminals. Set them according to the system in the initial routine. Table 2.2.4.1 shows the list of the shared terminal settings.

Terminal	Terminal status		When s	pecial o	utputs/periph	neral functions a	re used (select	ed by software	e)	
		Spe	cial outpu	ut	Se	erial I/F	R/f converter	Stopwatch	Event	
name	name at initial reset		FOUT	ΒZ	Master	Slave	R/I COnverter	direct input	counter	
P00	P00 (Input & pulled down*)						RFIN0			
P01	P01 (Input & pulled down*)						REF0			
P02	P02 (Input & pulled down*)						SEN0			
P03	P03 (Input & pulled down*)			BZ			RFOUT			
P10	P10 (Input & pulled down*)							RUN/LAP		
P11	P11 (Input & pulled down*)							RUN/LAP		
P12	P12 (Input & pulled down*)								EVIN_A	
P13	P13 (Input & pulled down*)	TOUT_A								
P20	P20 (Input & pulled down*)				SCLK(O)	SCLK(I)				
P21	P21 (Input & pulled down*)				SOUT(O)	SOUT(O)				
P22	P22 (Input & pulled down*)				SIN(I)	SIN(I)				
P23	P23 (Input & pulled down*)		FOUT			SRDY(O)/SS(I)				
P30	P30 (Input & pulled down*)									
P31	P31 (Input & pulled down*)	TOUT_B								
P32	P32 (Input & pulled down*)	TOUT_C								
P33	P33 (Input & pulled down*)	TOUT_D								
P40	P40 (Input & pulled down*)									
P41	P41 (Input & pulled down*)								EVIN_B	
P42	P42 (Input & pulled down*)								EVIN_C	
P43	P43 (Input & pulled down*)								EVIN_D	
P50-P53	P50-P53 (Input & pulled down*)									

Table 2.2.4.1 List of shared terminal settings

* When "With Pull-Down" is selected by mask option (high impedance when "Gate Direct" is selected)

For setting procedure of the functions, see explanations for each of the peripheral circuits.

2.3 Test Terminal (TEST)

This is the terminal used for the factory inspection of the IC. During normal operation, connect the TEST terminal to Vss.

CHAPTER 3 CPU, ROM, RAM

3.1 CPU

The S1C6F632 has a 4-bit core CPU S1C63000 built-in as its CPU part. Refer to the "S1C63000 Core CPU Manual" for the S1C63000.

3.2 Code ROM

The built-in code ROM is a Flash EEPROM for loading programs, and has a capacity of 31,744 steps $\times 13$ bits. The core CPU can linearly access the program space up to step FFFFH from step 0000H, however, the program area of the S1C6F632 is step 0000H to step 7BFFH. The program start address after initial reset is assigned to step 0110H. The non-maskable interrupt (NMI) vector and hardware interrupt vectors are allocated to step 0100H and steps 0101H–010FH, respectively.

0000H		S1C6F632	0000H	Program area	0100H	Watchdog timer
	Code ROM		0100H	NMI vector	0101H	R/f converter
	(Flash)		0101H	Hardware	0102H	Programmable timer 0
7BFFH				interrupt vectors	0103H	Programmable timer 1
7C00H		· · · · · · · · · · · · · · · · · · ·	0110H	Program start address	0104H	Programmable timer 2
					0105H	Programmable timer 3
_		S1C63000 core CPU		Program area	0106H	Programmable timer 4
		program space			0107H	Programmable timer 5
					0108H	Programmable timer 6
FFFFH	Unused area	*			0109H	Programmable timer 7
	▲ 13 bits				010AH	Serial interface
	13 DIIS				010BH	Key input interrupt (P1)
					010CH	Key input interrupt (P4)
					010DH	Stopwatch
					010EH	Clock timer (128/64/32/16 Hz)
					010FH	Clock timer (8/4/2/1 Hz)

Fig. 3.2.1 Configuration of code ROM

3.3 RAM

The RAM is a data memory for storing various kinds of data, and has a capacity of $8,192 \text{ words} \times 4 \text{ bits}$. The RAM area is assigned to addresses 0000H to 1FFFH on the data memory map. Addresses 0100H to 01FFH are 4-bit/16-bit data accessible areas and in other areas it is only possible to access 4-bit data. When programming, keep the following points in mind.

- (1) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (2) The S1C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).

16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 1FFFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the S1C6F632 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access.

After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

(3) Subroutine calls use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1). Interrupts use 4 words (for PC evacuation) in the stack area for 16-bit data (SP1) and 1 word (for F register evacuation) in the stack area for 4-bit data.




Fig. 3.3.1 Configuration of data RAM

3.4 Data ROM

The data ROM is a Flash EEPROM for loading various static data such as a character generator, and has a capacity of 4,096 words × 4 bits. The data ROM is assigned to addresses 8000H to 8FFFH on the data memory map, and the data can be read using the same data memory access instructions as the RAM.

CHAPTER 4 PERIPHERAL CIRCUITS AND OPERATION

The peripheral circuits of S1C6F632 (timer, I/O, etc.) are interfaced with the CPU in the memory mapped I/O method. Thus, all the peripheral circuits can be controlled by accessing the I/O memory on the memory map using the memory operation instructions. The following sections explain the detailed operation of each peripheral circuit.

4.1 Memory Map

The S1C6F632 data memory consists of 8,192-word RAM, 4,096-word Flash EEPROM, 2,048-bit display memory and 178-word peripheral I/O memory. Figure 4.1.1 shows the overall memory map of the S1C6F632, and Table 4.1.1 the peripheral circuits' (I/O space) memory maps.




Fig. 4.1.1 Memory map

Note: Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to the I/O memory maps shown in Table 4.1.1 for the peripheral I/O area.

		Rea	ister			(,,			р (ггоон-ггон)
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	CLKCHG	OSCC	0	0	CLKCHG	0	OSC3	OSC1	CPU clock switch
FF00H	CLRCING	0300	0	0	OSCC	0	On	Off	OSC3 oscillation On/Off
110011	R/	w	F	R	0 *3	_ *2			Unused
					0 *3	_ *2			Unused
	0	0	WDEN	WDRST	0 *3	- *2			Unused
FF01H		-		_	0 *3	_ *2			Unused
	F	3	R/W	w	WDEN	1	Enable	Disable	Watchdog timer enable
					WDRST*3 VDSEL	Reset 0	Reset 1	Invalid 0	Watchdog timer reset (writing) General-purpose register
	VDSEL	VCSEL	HLON	DBON	VCSEL	0	VD2	VDD	Power source select for LCD voltage regulator
FF02H					HLON	0	1	0	General-purpose register
		R/	W		DBON	0	On	Off	Power voltage booster On/Off control
					VCHLMOD	0	On	Off	Heavy load protection mode On/Off for LCD voltage regulator
FFOOL	VCHLMOD	VDHLMOD	General	LPWR	VDHLMOD	0	On	Off	Heavy load protection mode On/Off for VD1 voltage regulator
FF03H					General	0	1	0	General-purpose register
		R/	vv		LPWR	0	On	Off	LCD voltage regulator On/Off
	SVDS3	SVDS2	SVDS1	SVDS0	SVDS3	0			$ \begin{array}{c c} \neg \text{ SVD criteria voltage setting} \\ [\text{SVDS3-0}] & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \end{array} $
FF04H	01000	01002	01001	34000	SVDS2	0			$\begin{bmatrix} [SVDS3-0] & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ \hline Voltage (V) Prohibited 1.8 & 1.9 & 2.0 & 2.1 & 2.2 & 2.3 & 2.4 \end{bmatrix}$
		R/	w		SVDS1	0			[SVDS3-0] 8 9 10 11 12 13 14 15
		-		1	SVDS0	0			□ Voltage (V) 2.5 2.6 2.7 2.8 2.9 3.0 3.1 3.2
	0	0	SVDDT	SVDON	0 *3 0 *3	_ *2 _ *2			Unused
FF05H					0 *3 SVDDT	- *2 0	Low	Normal	Unused SVD evaluation data
		R		R/W	SVDD1	0	On	Off	SVD evaluation data
					FOUT3	0	UII	011	☐ FOUT frequency selection
	FOUT3	FOUT2	FOUT1	FOUT0		-			[FOUT3-0] 0 1 2 3 4 5
FEADL					FOUT2	0			Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4
FF10H					FOUT1	0			$\begin{bmatrix} [FOUT3-0] & 6 & 7 & 8 & 9 & 10 \\ \hline Frequency & fosc1/2 & fosc1 & fosc3/256 & fosc3/64 & fosc3/32 \end{bmatrix}$
		R/	W			-			[FOUT3-0] 11 12 13 14 15
				1	FOUT0	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	NRSP11	NRSP10	NRSP01	NRSP00	NRSP11	0			Key input interrupt noise reject frequency selection [NRSP11, 10] (P40–P43) 0 1 2 3
FF11H					NRSP10	0			Frequency Off fosci/16 fosci/64 fosci/256
		R/	W		NRSP01 NRSP00	0 0			$\begin{bmatrix} [NRSP01, 00] (P10-P13) & 0 & 1 & 2 & 3 \\ \hline F_{P1} & F_{P2} & F$
					FLCKS1	0			Frame [FLCKS1, 0] 0 1 2 3
	FLCKS1	FLCKS0	VCCKS1	VCCKS0	FLCKS0	0			
FF12H					VCCKS1	0			\neg VC boost [VCCKS1 0] 0 1 2 3
		R/	W		VCCKS0	0			
					General	0	1	0	General-purpose register
	General	SIFCKS2	SIFCKS1	SIFCKS0	SIFCKS2	0			Serial I/F [SIFCKS2-0] 0 1 2 3
FF14H						-			Frequency Off/External fosc1 fosc1/2 fosc1/4
		R/	W		SIFCKS1	0			[SIFCKS2-0] 4 5 6 7
				1	SIFCKS0				Inequency III 10303 10303/2 10303/4
	General	RECKS?	BECKS1	RFCKS0	General	0	1	0	General-purpose register
FF15H	Gonoral	01102			RFCKS2	0			$ \begin{array}{ c c c c c }\hline R/f \text{ converter } & \hline RFCKS2-0 & 0 & 1 & 2 & 3 \\\hline Frequency & Off & fosc1 & fosc1/2 & fosc1/4 \\\hline \end{array} $
FFISH					RFCKS1	0			clock frequency
		R/	W		RFCKS0	0			selection [RFCKS2–0] 4 5 6 7 Frequency PT1 fosc3 fosc3/2 fosc3/4
					MDCKE	0	Enable	Disable	Integer multiplier clock enable
	MDCKE	SGCKE	SWCKE	RTCKE	SGCKE	0	Enable	Disable	Sound generator clock enable
FF16H					SWCKE	0	Enable		Stopwatch timer clock enable
		R/	W		RTCKE	0	Enable		

Table 4.1.1 (a) I/O memory map (FF00H-FF16H)

Remarks

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

Table 4 1 1	(\mathbf{h})	I/O memory man	(<i>FF18H</i> – <i>FF20H</i>)
10016 4.1.1	v_{j}	1/O memory mup	(1.1.1011 - 1.1.2011)

		Rea	ister						<i>p</i> (111011-112011)
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	PTPS03	PTPS02	PTPS01	PTPS00	PTPS03 PTPS02	0 0			$\begin{tabular}{ c c c c c } \hline Programmable timer 0 count clock frequency selection \\ \hline [PTPS03-00] 0 1 2 3 4 5 \\ \hline Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4 \\ \hline \end{tabular}$
FF18H		R/	R/W		PTPS01	0			[PTPS03-00] 6 7 8 9 10 Frequency fosc1/2 fosc1 fosc3/256 fosc3/264 fosc3/22 [PTPS03-00] 11 12 13 14 15
			1		PTPS00	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	DTDO40	DTDO40	DTDO	DTDOIO	PTPS13	0			Programmable timer 1 count clock frequency selection [PTPS13–10] 0 1 2 3 4 5
FF19H	P1PS13	PTPS12	PIPSII	PIPS10	PTPS12	0			Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4 [PTPS13–10] 6 7 8 9 10
		R/	R/W		PTPS11	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS13-10] 11 12 13 14 15
					PTPS10	0			
					PTPS23	0			Programmable timer 2 count clock frequency selection
FF1AH	PTPS23	PTPS22	PTPS21	PTPS20	PTPS22	0			$\begin{bmatrix} \underline{PTPS23-20} & 0 & 1 & 2 & 3 & 4 & 5 \\ \hline Frequency & Off & fosc1/256 & fosc1/64 & fosc1/32 & fosc1/16 & fosc1/4 \\ \hline \underline{PTPS23-20} & 6 & 7 & 8 & 9 & 10 \end{bmatrix}$
		R/	W		PTPS21 PTPS20	0 0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/22 [PTPS23-20] 11 12 13 14 15 Frequency fosc3/16 fosc3/8 fosc3/2 fosc3/2 fosc3/2
					PTPS33	0			Programmable timer 3 count clock frequency selection
	PTPS33	PTPS32	PTPS31	PTPS30	PTPS32	0			[PTPS33-30] 0 1 2 3 4 5 Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4
FF1BH					PTPS31	0			[PTPS33-30] 6 7 8 9 10 Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32
		R/	W		PTPS30	0			[PTPS33-30] 11 12 13 14 15 [Frequency fosc3/16 fosc3/8 fosc3/2 fosc3/2 fosc3/2
					PTPS43	0			Programmable timer 4 count clock frequency selection
FF1CH	PTPS43	PTPS42	PTPS41	PTPS40	PTPS42	0			$\begin{bmatrix} \underline{[PTPS43-40] \ 0 \ 1 \ 2 \ 3 \ 4 \ 5} \\ \overline{Frequency \ Off \ fosc1/256 \ fosc1/46 \ fosc1/32 \ fosc1/16 \ fosc1/4} \\ [PTPS43-40] \ 6 \ 7 \ 8 \ 9 \ 10 \end{bmatrix}$
		R/	W		PTPS41	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS43-40] 11 12 13 14 15
			1		PTPS40	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	PTPS53	PTPS52	PTPS51	PTPS50	PTPS53 PTPS52	0 0			Programmable timer 5 count clock frequency selection [PTPS53–50] 0 1 2 3 4 5 Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4
FF1DH			w		PTPS51	0			[PTPS53-50] 6 7 8 9 10 Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32
		Π/	vv		PTPS50	0			[PTPS53–50] 11 12 13 14 15 Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
					PTPS63	0			Programmable timer 6 count clock frequency selection
FF1EH	PTPS63	PTPS62	PTPS61	PTPS60	PTPS62	0			$\begin{bmatrix} [PTPS63-60] & 0 & 1 & 2 & 3 & 4 & 5 \\ \hline Frequency & Off & fosc1/256 & fosc1/64 & fosc1/32 & fosc1/16 & fosc1/4 \\ [PTPS63-60] & 6 & 7 & 8 & 9 & 10 \\ \end{bmatrix}$
		R/	W		PTPS61	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS63-60] 11 12 13 14 15
					PTPS60	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	DTDOTO	PTPS72		DTDOTO	PTPS73	0			Programmable timer 7 count clock frequency selection [PTPS73–70] 0 1 2 3 4 5
FF1FH	F1F5/3	175/2	1175/1	F1F5/0	PTPS72	0			Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4 [PTPS73-70] 6 7 8 9 10
		R/	W		PTPS71	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS73-70] 11 12 13 14 15
					PTPS70	0			
					P03	1	High	Low	P03 I/O port data
	P03 (RFOUT/ B7)	P02 (SEN0)	P01 (REF0)	P00 (RFIN0)	P02	1	High	Low	functions as a general-purpose register when R/f or BZ is used P02 I/O port data functions as a general purpose register when P/f is used
FF20H		BZ)			P01	1	High	Low	functions as a general-purpose register when R/f is used P01 I/O port data functions as a general purpose register when P/f is used
	R/W		P00	1	High	Low	functions as a general-purpose register when R/f is used P00 I/O port data functions as a general-purpose register when R/f is used		
L								runctions as a general-purpose register when K/1 is used	

		Rea	ister			(=) = , .			<i>p</i> (<i>FF21H</i> - <i>FF28H</i>)
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					IOC03	0	Output	Input	P03 I/O control register
	IOC03	IOC02	IOC01	10C00					functions as a general-purpose register when R/f or BZ is used
	10003	10002	10001	10000	IOC02	0	Output	Input	P02 I/O control register
FF21H									functions as a general-purpose register when R/f is used
112111					IOC01	0	Output	Input	P01 I/O control register
		B	~~						functions as a general-purpose register when R/f is used
	R/W			IOC00	0	Output	Input	P00 I/O control register	
								functions as a general-purpose register when R/f is used	
					PUL03	1	On	Off	P03 pull-down control register
	PUL03	PUL02	PUL01	PUL00					functions as a general-purpose register when R/f or BZ is used
	1 0200	1 0 2 0 2			PUL02	1	On	Off	P02 pull-down control register
FF22H									functions as a general-purpose register when R/f is used
					PUL01	1	On	Off	P01 pull-down control register
		R/	Ŵ						functions as a general-purpose register when R/f is used
		10			PUL00	1	On	Off	P00 pull-down control register
		1		I					functions as a general-purpose register when R/f is used
					SMT03	1	Schmitt	CMOS	P03 input interface level select register
	SMT03	SMT02	SMT01	SMT00					functions as a general-purpose register when R/f or BZ is used
	Chillion	CIIIIOL			SMT02	1	Schmitt	CMOS	P02 input interface level select register
FF23H									functions as a general-purpose register when R/f is used
					SMT01	1	Schmitt	CMOS	P01 input interface level select register
		R/	w						functions as a general-purpose register when R/f is used
					SMT00	1	Schmitt	CMOS	P00 input interface level select register
			r					functions as a general-purpose register when R/f is used	
	P13	Dio	DIA	D 10	P13	1	High	Low	P13 I/O port data
	(TOUT_A)	P12	P11	P10					functions as a general-purpose register when TOUT_A is used
FF24H					P12	1	High	Low	P12 I/O port data
		R/	/W		P11	1	High	Low	P11 I/O port data
				1	P10	1	High	Low	P10 I/O port data
	IOC13	IOC12	IOC11	IOC10	IOC13	0	Output	Input	P13 I/O control register
	10013	10012							functions as a general-purpose register when TOUT_A is used
FF25H					IOC12	0	Output	Input	P12 I/O control register
		R/	W		IOC11	0	Output	Input	P11 I/O control register
					IOC10	0	Output	Input	P10 I/O control register
	PUL13	PUL12	PUL11	PUL10	PUL13	1	On	Off	P13 pull-down control register
FFOOL	I OLIO							0"	functions as a general-purpose register when TOUT_A is used
FF26H					PUL12	1	On	Off	P12 pull-down control register
		R/	W		PUL11	1	On	Off Off	P11 pull-down control register
					PUL10	1	On	Off	P10 pull-down control register
	SMT13	SMT12	SMT11	SMT10	SMT13	1	Schmitt	CMOS	P13 input interface level select register
FF27H	0	0	0	0	ONTIO		0	01400	functions as a general-purpose register when TOUT_A is used
FF2/H					SMT12	1	Schmitt	CMOS	
		R/	W		SMT11	1	Schmitt	CMOS	P11 input interface level select register
	Dee				SMT10	1	Schmitt	CMOS	P10 input interface level select register
	P23 (SS/	DOO	DO1	DOO	P23		High	Low	P23 I/O port data
	(SS/ SRDY/	P22 (SIN)	P21 (SOUT)	P20 (SCLK)					functions as a general-purpose register when SIF (slave, SRDY)
	FOUT)				D 00	4	High	Low	or FOUT is used
FF28H					P22	1	High	Low	P22 I/O port data
					P21	1	High	Low	P21 I/O port data
		R/	W		BOO	4	Lliab	Low	functions as a general-purpose register when SIF is used
					P20	1	High	Low	P20 I/O port data
									functions as a general-purpose register when SIF (master) is used

Table 4.1.1 (c) I/O memory map (FF21H–FF28H)

		Reg	ister						<i>p</i> (<i>IT2</i>) <i>II</i> - <i>I</i> (<i>Z</i>) <i>II</i>)
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
					IOC23	0	Output	Input	P23 I/O control register
	IOC23	IOC22	IOC21	IOC20					functions as a general-purpose register when SIF or FOUT is used
	10023	10022	10021	10020	IOC22	0	Output	Input	P22 I/O control register
FF29H									functions as a general-purpose register when SIF is used
					IOC21	0	Output	Input	P21 I/O control register
		R/	W						functions as a general-purpose register when SIF is used
			-		IOC20	0	Output	Input	P20 I/O control register
									functions as a general-purpose register when SIF is used
					PUL23	1	On	Off	P23 pull-down control register
									\overline{SS} pull-down control register when SIF (slave, \overline{SS}) is used
	PUL23	PUL22	PUL21	PUL20					functions as a general-purpose register when SIF (slave, SRDY)
							0-	0 "	or FOUT is used
FF2AH					PUL22	1	On	Off	P22 pull-down control register
					PUL21	1	0-	0#	SIN pull-down control register when SIF is used
					FULZI	1	On	Off	P21 pull-down control register functions as a general purpose register when SIE (SOUT) is used
		R/	W		PUL20	1	On	Off	functions as a general-purpose register when SIF (SOUT) is used P20 pull-down control register
					1 0120	1	UII		SCLK (I) pull-down control register when SIF (slave) is used
									functions as a general-purpose register when SIF (stave) is used
					SMT23	1	Schmitt	CMOS	P23 input interface level select register
					5120		20.1111t	000	\overline{SS} input I/F level select register when SIF (slave, \overline{SS}) is used
	SMT23	SMT22	SMT21	SMT20					functions as a general-purpose register when SIF (slave, SRDY)
									or FOUT is used
					SMT22	1	Schmitt	CMOS	P22 input interface level select register
FF2BH									SIN input interface level select register when SIF is used
					SMT21	1	Schmitt	CMOS	P21 input interface level select register
	R/W							functions as a general-purpose register when SIF (SOUT) is used	
		11/			SMT20	1	Schmitt	CMOS	P20 input interface level select register
									SCLK (I) input I/F level select register when SIF (slave) is used
				1					functions as a general-purpose register when SIF (master) is used
	Dee	Dea	DC /		P33	1	High	Low	P33 I/O port data
	P33	P32	P31	P30					functions as a general-purpose register TOUT_D is used
	(1001_0)	(TOUT_C)	(1001_B)		P32	1	High	Low	P32 I/O port data
FF2CH				1					functions as a general-purpose register TOUT_C is used
		R/	w		P31	1	High	Low	P31 I/O port data
		rī/	**		Dar				functions as a general-purpose register TOUT_B is used
					P30	1	High	Low	P30 I/O port data
					IOC33	0	Output	Input	P33 I/O control register
	IOC33	IOC32	IOC31	IOC30	IOC32		0	Incut	functions as a general-purpose register TOUT_D is used
FF2DH					10032	0	Output	Input	P32 I/O control register
					IOC31	0	Output	Input	functions as a general-purpose register TOUT_C is used P31 I/O control register
		R/	W		10001	5	output	input	functions as a general-purpose register TOUT_B is used
					IOC30	0	Output	Input	P30 I/O control register
					PUL33	1	On	Off	P33 pull-down control register
					1 0200	· '	011	01	functions as a general-purpose register TOUT_D is used
	PUL33	PUL32	PUL31	PUL30	PUL32	1	On	Off	P32 pull-down control register
FF2EH									functions as a general-purpose register TOUT_C is used
					PUL31	1	On	Off	P31 pull-down control register
	R/W							functions as a general-purpose register TOUT_B is used	
					PUL30	1	On	Off	P30 pull-down control register
					SMT33	1	Schmitt	CMOS	P33 input interface level select register
	SMT33	SMT32	SMT31	SMT30					functions as a general-purpose register TOUT_D is used
	5	5 I OL	0		SMT32	1	Schmitt	CMOS	P32 input interface level select register
FF2FH									functions as a general-purpose register TOUT_C is used
			SMT31	1	Schmitt	CMOS	P31 input interface level select register		
	R/W							functions as a general-purpose register TOUT_B is used	
					SMT30	1	Schmitt	CMOS	P30 input interface level select register

Table 4.1.1 (d) I/O memory map (FF29H-FF2FH)

			late ::	1000		(0) 1/0			(115011-114111)
Address	D3	Reg D2	ister D1	D0	Name	Init *1	1	0	Comment
	P43	P42	P41	P40	P43	1	High	Low	7
FF30H	F43	F42	F41	F40	P42	1	High	Low	P40–P43 I/O port data
113011		B/	w		P41	1	High	Low	
	R/W			P40	1	High	Low		
	IOC43 IOC42 IOC41 IOC40		IOC40	IOC43	0	Output	Input	7	
FF31H	10040	10042	10041	10040	IOC42	0	Output	Input	P40-P43 I/O control register
		R/	w		IOC41	0	Output	Input	
		10	**		IOC40	0	Output	Input	
	PUL43	PUL42	PUL41	PUL40	PUL43	1	On	Off	
FF32H		1 0212	10211		PUL42	1	On	Off	P40-P43 pull-down control register
		R/	w		PUL41	1	On	Off	
					PUL40	1	On	Off	
	SMT43	SMT42	SMT41	SMT40	SMT43	1	Schmitt	CMOS	
FF33H		0	0	0	SMT42	1	Schmitt	CMOS	P40-P43 input interface level select register
		B/	W		SMT41	1	Schmitt	CMOS	
					SMT40	1	Schmitt	CMOS	
	P53	P52	P51	P50	P53	1	High	Low	
FF34H					P52	1	High	Low	P50–P53 I/O port data
_		R/	w		P51	1	High	Low	
<u> </u>					P50	1	High	Low	
	IOC53	IOC52	IOC51	IOC50	IOC53	0	Output	Input	
FF35H					IOC52	0	Output	Input	P50–P53 I/O control register
		R/	w		IOC51	0	Output	Input	e e e e e e e e e e e e e e e e e e e
					IOC50	0	Output	Input	
	PUL53	PUL52	PUL51	PUL50	PUL53	1	On	Off	
FF36H					PUL52	1	On	Off	P50–P53 pull-down control register
		R/	w		PUL51	1	On	Off	
					PUL50	1	On	Off	
	SMT53	SMT52	SMT51	SMT50	SMT53	1	Schmitt	CMOS	
FF37H					SMT52 SMT51	1 1	Schmitt Schmitt	CMOS CMOS	P50-P53 input interface level select register
		R/	W		SMT50	1	Schmitt	CMOS	
					SIP03	0	Enable	Disable	7
	SIP03	SIP02	SIP01	SIP00	SIP03	0	Enable	Disable	
FF3CH			I	1	SIP01	0	Enable	Disable	P10–P13 interrupt select register
		R/	W		SIP00	0	Enable	Disable	
					PCP03	1			7
	PCP03	PCP02	PCP01	PCP00	PCP02	1	Ţ	Ī	
FF3DH					PCP01	1	Ţ	f	P10-P13 interrupt polarity select register
		R/	W		PCP00	1		Ī	
	015.10	015 / 0	015.1.1	015.14	SIP13	0	Enable	Disable	7
FEGEL	SIP13	SIP12	SIP11	SIP10	SIP12	0	Enable	Disable	
FF3EH			A 4		SIP11	0	Enable	Disable	P40–P43 interrupt select register
		R/	W		SIP10	0	Enable	Disable	
	DOD40	DOD40	00044	DOD40	PCP13	1	7		
EESEN	PCP13	PCP12	PCP11	PCP10	PCP12	1	Ţ		B40 B42 interment relative colority colority
FF3FH			~~		PCP11	1	Ţ	ſ	P40–P43 interrupt polarity select register
		H/	W		PCP10	1	Ţ	ſ	
	0	0	TMRST	TMRUN	0 *3	_ *2			Unused
FF40H			INNINOI		0 *3	_ *2			Unused
		7	w	R/W	TMRST*3	Reset	Reset	Invalid	Clock timer reset (writing)
		1	٧V		TMRUN	0	Run	Stop	Clock timer Run/Stop
	тмз	TM2	TM1	тмо	ТМЗ	0			Clock timer data (16 Hz)
FF41H		111/12			TM2	0			Clock timer data (32 Hz)
		ſ	3		TM1	0			Clock timer data (64 Hz)
		ſ	•		TM0	0			Clock timer data (128 Hz)

Table 4.1.1 (e) I/O memory map (FF30H–FF41H)

				1401		0, 1,) meme	, y may	<i>D</i> (<i>FF42H</i> - <i>FF51H</i>)
Address	D 2	, s	ister	DO	Name	Init ±1	4	0	Comment
	D3	D2	D1	D0	Name TM7	1nit *1 0	1	0	Clock timer data (1 Hz)
	TM7	TM6	TM5	TM4	TM6	0			Clock timer data (2 Hz)
FF42H					TM5	0			Clock timer data (4 Hz)
		F	3		TM4	0			Clock timer data (8 Hz)
					ENRTM	0	1 sec	0.5 sec	Envelope releasing time selection
FEAALL	ENRTM	ENRST	ENON	BZE	ENRST*3	Reset	Reset	Invalid	Envelope reset (writing)
FF44H	DAM	147			ENON	0	On	Off	Envelope On/Off
	R/W	W	R/	W	BZE	0	Enable	Disable	Buzzer output enable
					0 *3	_ *2			Unused
	0	BZSTP	BZSHT	SHTPW	BZSTP*3	0	Stop	Invalid	1-shot buzzer stop (writing)
FF45H					BZSHT	0	Trigger	Invalid	1-shot buzzer trigger (writing)
	R	w	R/	w			Busy	Ready	1-shot buzzer status (reading)
					SHTPW	0	125 msec	31.25 msec	· · · · · · · · · · · · · · · · · · ·
	0	BZFQ2	BZFQ1	BZFQ0	0 *3	- *2			Unused \Box Buzzer [BZFQ2–0] 0 1 2 3
FF46H	-				BZFQ2	0			Frequency (Hz) 4096.0 3276.8 2730.7 2340.6
	R		R/W		BZFQ1	0			frequency $[BZFQ2-0]$ 4 5 6 7
					BZFQ0	0 _ *2			
	0	BDTY2	BDTY1	BDTY0	0 *3	_ *2 0			Unused
FF47H					BDTY2 BDTY1	0			Buzzer signal duty ratio selection
	R		R/W		BDTY0	0			(refer to main manual)
					0 *3	_ *2			Unused
	0	0	SWDIR	EDIR	0 *3	_ *2			Unused
FF48H					SWDIR	0			Stopwatch direct input switch
		3	Б	w	0	Ū			0: P10=Run/Stop, P11=Lap 1: P10=Lap, P11=Run/Stop
		ר	n/	vv	EDIR	0	Enable	Disable	Direct input enable
	_	DIGUO	DIAN	DIAMO	0 *3	_ *2			Unused
FF49H	0	DKM2	DKM1	DKM0	DKM2	0			$\begin{bmatrix} DKM2-0 \end{bmatrix} 0 & 1 & 2 & 3 \\ K_{222} = 0 & 1 & 2 & 12 & 12 & 12 & 12 & 12 & 12$
FF49N	R		R/W		DKM1	0			Key mask Key mask None P12 P12-13 P12-13,40 selection [DKM2-0] 4 5 6 7
	n		n/ W	1	DKM0	0			Key mask P40 P40-41 P40-42 P40-43
	LCURF	CRNWF	SWRUN	SWRST	LCURF	0	Request	No	Lap data carry-up request flag
FF4AH		•••••			CRNWF	0	Renewal	No	Capture renewal flag
	F	7	R/W	w	SWRUN	0	Run	Stop	Stopwatch timer Run/Stop
					SWRST*3	Reset	Reset	Invalid	Stopwatch timer reset (writing)
	SWD3	SWD2	SWD1	SWD0	SWD3	0			
FF4BH					SWD2 SWD1	0 0			Stopwatch timer data
		F	3		SWD1 SWD0	0			BCD (1/1000 sec)
					SWD0	0			
	SWD7	SWD6	SWD5	SWD4	SWD7	0			Stopwatch timer data
FF4CH				1	SWD5	0			BCD (1/100 sec)
		F	1		SWD4	0			
	04/24	011/2 : 6	011/20	011/20	SWD11	0			
EEADU	SWD11	SWD10	SWD9	SWD8	SWD10	0			Stopwatch timer data
FF4DH			 -		SWD9	0			BCD (1/10 sec)
		F	1		SWD8	0			
			DOF C		General	0	1	0	General-purpose register
	General	LPAGE	DSPC1	DSPC0	LPAGE	0	F200-F37F	F000-F17F	Display memory area (when 1/16 duty is selected)
FF50H									functions as a general-purpose register when 1/24 or 1/32 is selected
		R/	W		DSPC1	0			LCD display [DSPC1, 0] 0 1 2 3 mode selection Display mode Normal Reverse All lit All off
					DSPC0	0			
	General	LDUTY2			General	0	1	0	General-purpose register
FF51H					LDUTY2	0			$\begin{bmatrix} LCD & \frac{[LDUTY2-0] & 0 & 1 & 2}{Duty & \frac{1}{32} (32 \text{ Hz}) & \text{Prohibited } \frac{1}{24} (42 \text{ Hz}) \end{bmatrix}$
					LDUTY1	0			drive duty
		R/	W		LDUTY0	0			selection $\frac{\text{[LDUTY2-0]} 3 4 5-7}{\text{Duty} 1/24 (21 \text{ Hz}) 1/16 (32 \text{ Hz}) \text{ Prohibited}}$
	1				-50110	5	I		

Table 4.1.1 (f) I/O memory map (FF42H-FF51H)

		-	late -	1001		(8) 1/	e ment	<i>, ma</i>	p(rr32n-rr0/n)
Address	D3	Reg D2	ister D1	D0	Name	Init *1	1	0	Comment
					LC3	0		0	LCD contrast adjustment
FF52H	LC3	LC2	LC1	LC0	LC2	0			[LC3-0] 0 - 15
		R/	W		LC1	0			Contrast Light – Dark
					LC0	0			
	0	ESOUT	SCTRG	ESIF	0 *3 ESOUT	- *2 0	Enable	Disable	Unused SOUT enable
FF58H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)
	R		R/W			-	Run	Stop	Serial I/F clock status (reading)
					ESIF	0	SIF	I/O	Serial I/F enable (P2 port function selection)
	SCPS1	SCPS0	SDP	SMOD	SCPS1	0	-	~	$\begin{bmatrix} SCPS1, 0 \end{bmatrix} 0 \\ 1 \\ 2 \\ 3 \\ 2 \\ 3 \\ 2 \\ 3 \\ 3 \\ 3 \\ 3 \\ 3$
FF59H					SCPS0 SDP	0 0	MSB first		format selection phase for the
		R/	W		SMOD	0	Master	Slave	Serial I/F mode selection
					0 *3	- *2	indotoi	Clare	Unused
	0	0	ESREADY	ENCS	0 *3	_ *2			Unused Slave Master
FF5AH					ESREADY	0	SRDY	SS	P23 port (SMOD=0) (SMOD=1) ESREADY ENCS P23 P23
		_	_		-		015		$\frac{1}{x} = 0 \frac{1}{0} $
	1	7	H/	W	ENCS	0	SIF	I/O	Serial I/F enable 0 1 SS I/O (P23 function selection) 1 1 SRDY Prohibited
					SD3	- *2	High	Low	□ MSB
FFFDU	SD3	SD2	SD1	SD0	SD2	_ *2	High	Low	
FF5BH		R/	\\/		SD1	_ *2	High	Low	Serial I/F transmit/receive data (low-order 4 bits)
		n/	vv		SD0	- *2	High	Low	LSB
	SD7	SD6	SD5	SD4	SD7	- *2	High	Low	MSB
FF5CH					SD6 SD5	- *2 - *2	High High	Low Low	Serial I/F transmit/receive data (high-order 4 bits)
		R/	W		SD3	_ *2 _ *2	High	Low	
	DEONE	DEQUIT	5054	5050	RFCNT	0	Continue	Normal	Continuous oscillation enable
FF60H	RFCNT	RFOUT	ERF1	ERF0	RFOUT	0	Enable	Disable	RFOUT enable
110011		R/	W		ERF1	0			$\begin{bmatrix} R/f \\ conversion \end{bmatrix} \xrightarrow{[ERF1, 0]} 0 1 2 3$
					ERF0	0	0	New av	selection R/f conversion I/O Ch.0 DC Ch.1 AC Ch.1 DC
	OVTC	OVMC	RFRUNR	RFRUNS	OVTC OVMC	0 0	Overflow Overflow	Non-ov Non-ov	Time base counter overflow flag Measurement counter overflow flag
FF61H					RFRUNR	0	Run	Stop	Reference oscillation Run control/status
		R/	W		RFRUNS	0	Run	Stop	Sensor oscillation Run control/status
	МСЗ	MC2	MC1	MC0	MC3	_ *2			7
FF62H					MC2	- *2			Measurement counter MC0–MC3
		R/	W		MC1 MC0	- *2 - *2			
					MC7	_ *2			
FEOOL	MC7	MC6	MC5	MC4	MC6	- *2			
FF63H		R/	W		MC5	- *2			Measurement counter MC4–MC7
			••	-	MC4	- *2			
	MC11	MC10	MC9	MC8	MC10	_ *2 _ *2			
FF64H					MC10 MC9	- *2 - *2			Measurement counter MC8-MC11
		R/	W		MC8	_ *2			
	MOIT	MOTA	MOto	MOIO	MC15	- *2			
FF65H	MC15	MC14	MC13	MC12	MC14	_ *2			Measurement counter MC12–MC15
		R/	W		MC13	- *2			
					MC12	- *2 - *2			
	MC19	MC18	MC17	MC16	MC19 MC18	_ *2 _ *2			MSB
FF66H		-			MC17	- *2			Measurement counter MC16–MC19
		R/	W		MC16	_ *2			
	TC3	TC2	TC1	TC0	TC3	_ *2			<u> </u>
FF67H					TC2	- *2			Time base counter TC0–TC3
		R/	W		TC1 TC0	_ *2 _ *2			
L	1				100	- ~2	I	1	

Table 4.1.1 (g) I/O memory map (FF52H–FF67H)

		Po~	ictor	1001		(, 1/	<i>cc</i> /m	, ma	p(rroom-rrozn)
Address	50	, in the second s	ister	D0	Name	Init ±1	4	0	Comment
	D3	D2	D1	D0	Name TC7	Init *1 _ *2	1	0	7
	TC7	TC6	TC5	TC4	TC6	_ *2			
FF68H					TC5	- *2			Time base counter TC4–TC7
		R/	W		TC4	_ *2			
	TC11	TC11 TC10		TC8	TC11	_ *2			7
FF69H	1011	1010	TC9	100	TC10	_ *2			Time base counter TC8–TC11
		B/	W		TC9	- *2			
					TC8	_ *2			
	TC15	TC14	TC13	TC12	TC15 TC14	_ *2 _ *2			
FF6AH					TC14	_ *2 _ *2			Time base counter TC12–TC15
110/411		R/	W		TC12	_ *2			
					TC19	- *2			 ☐ MSB
FF6BH	TC19	TC18	TC17	TC16	TC18	_ *2			
ГГОВП		D/	W		TC17	_ *2			Time base counter TC16–TC19
		n	vv	1	TC16	- *2			
	SR3	SR2	SR1	SR0	SR3	_ *2			
FF70H		-			SR2	_ *2			Source register (low-order 4 bits)
		R/	W		SR1 SR0	- *2 - *2			LCD
					SR0 SR7	_ *2			☐ LSB ☐ MSB
	SR7	SR6	SR5	SR4	SR6	_ *2			
FF71H					SR5	_ *2			Source register (high-order 4 bits)
		R/	W		SR4	_ *2			
				DRL0	DRL3	- *2			7
FF72H	DRL3 DRL2 DRL1			DHLU	DRL2	_ *2			Low-order 8-bit destination register
		R/	W		DRL1	_ *2			(low-order 4 bits)
					DRL0	_ *2 _ *2			
	DRL7	DRL6	DRL5	DRL4	DRL7 DRL6	_ *2 _ *2			MSB Low-order 8-bit destination register
FF73H					DRL5	_ *2			(high-order 4 bits)
		R/	W		DRL4	_ *2			(ligh order + ons)
	DDUA	DDUA	DDUM	DDUA	DRH3	_ *2			7
FF74H	DRH3	DRH2	DRH1	DRH0	DRH2	- *2			High-order 8-bit destination register
117411		R/	W		DRH1	_ *2			(low-order 4 bits)
	R/W			DRH0	_ *2				
	DRH7	DRH6	DRH5	DRH4	DRH7	- *2			MSB
FF75H					DRH6 DRH5	_ *2 _ *2			High-order 8-bit destination register
	FF/5H		R/W			_ *2 _ *2			(high-order 4 bits)
					DRH4 NF	0	Negative	Positive	Negative flag
	NF	VF	ZF	CALMD	VF	0 0	Overflow	No	Overflow flag
FF76H			i		ZF	0	Zero	No	Zero flag
		R		R/W	CALMD	0	Run	Stop	Operation status (reading)
						-	Div.	Mult.	Calculation mode selection (writing)
	MOD16_A	EVCNT_A	FCSEL_A	PLPUL_A	MOD16_A	0	16 bits	8 bits	PTM0–1 16-bit mode selection
FF80H	-	-	-	-	EVCNT_A		Event ct.	Timer	PTM0 counter mode selection
		R/	W		FCSEL_A PLPUL_A	0 0	With NR	No NR	PTM0 function selection (for event counter mode) PTM0 pulse polarity selection (for event counter mode)
					PTSEL1	0	PWM	Normal	Programmable timer 1 PWM output selection
	PTSEL1	PTSEL0	CHSEL_A	PTOUT_A	PTSELO	0	PWM	Normal	Programmable timer 0 PWM output selection
FF81H					CHSEL_A		Timer 1	Timer 0	PTM0–1 TOUT_A output selection
		R/	W		PTOUT_A		On	Off	PTM0–1 TOUT_A output control
	PTRST1		PTRST0		PTRST1*3	_ *2	Reset	Invalid	Programmable timer 1 reset (reload)
FF82H					PTRUN1	0	Run	Stop	Programmable timer 1 Run/Stop
	W	R/W	W	R/W	PTRST0*3		Reset	Invalid	Programmable timer 0 reset (reload)
					PTRUN0	0	Run	Stop	Programmable timer 0 Run/Stop

Table 4.1.1 (h) I/O memory map (FF68H–FF82H)

		Reg	ister					, 1	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	RLD03	RLD02	RLD01	RLD00	RLD03	0			MSB
FF84H	HLD03	nLD02	NLDVI	nLD00	RLD02	0			Programmable timer 0 reload data (low-order 4 bits)
		R/	W		RLD01	0			
					RLD00	0			
	RLD07	RLD07 RLD06		RLD04	RLD07 RLD06	0 0			MSB
FF85H					RLD05	0			Programmable timer 0 reload data (high-order 4 bits)
		R/	W		RLD03	0			
					RLD13	0			☐ MSB
FERELL	RLD13	RLD12	RLD11	RLD10	RLD12	0			
FF86H		R/	w		RLD11	0			Programmable timer 1 reload data (low-order 4 bits)
		/n	vv		RLD10	0			_ LSB
	RLD17	RLD16	RLD15	RLD14	RLD17	0			MSB
FF87H					RLD16	0			Programmable timer 1 reload data (high-order 4 bits)
		R/	W		RLD15	0			
					RLD14 PTD03	0			☐ LSB ☐ MSB
	PTD03	PTD02	PTD01	PTD00	PTD03	0			M3D
FF88H					PTD01	0			Programmable timer 0 data (low-order 4 bits)
		F	{		PTD00	0			
	PTD07	PTD06	PTD05	PTD04	PTD07	0			MSB
FF89H	FIDU	FIDUO	FIDUS	FID04	PTD06	0			Programmable timer 0 data (high-order 4 bits)
110011		F	2		PTD05	0			riogrammable timer o data (mgn-order 4 bits)
					PTD04	0			
	PTD13	PTD12	PTD11	PTD10	PTD13	0			MSB
FF8AH					PTD12 PTD11	0			Programmable timer 1 data (low-order 4 bits)
		F	1		PTD11 PTD10	0 0			
					PTD17	0			☐ LSB
	PTD17	PTD16	PTD15	PTD14	PTD16	0			
FF8BH			, ,		PTD15	0			Programmable timer 1 data (high-order 4 bits)
		F	1		PTD14	0			LSB
	CD03	CD02	CD01	CD00	CD03	0			MSB
FF8CH	0200	0202			CD02	0			Programmable timer 0 compare data (low-order 4 bits)
		R/W			CD01 CD00	0			
						0			
	CD07	CD06	CD05	CD04	CD07 CD06	0 0			MSB
FF8DH				I	CD05	0			Programmable timer 0 compare data (high-order 4 bits)
		R/	W		CD04	0			
	0010	0040	0011	0010	CD13	0			☐ MSB
FF8EH	CD13	CD12	CD11	CD10	CD12	0			
		R/	w		CD11	0			Programmable timer 1 compare data (low-order 4 bits)
ļ		vn ا	••		CD10	0			
	CD17	CD16	CD15	CD14	CD17	0			MSB
FF8FH		-	-		CD16	0			Programmable timer 1 compare data (high-order 4 bits)
		R/	W		CD15 CD14	0 0			
					MOD16 B	0	16 bits	8 bits	□ LSB PTM2–3 16-bit mode selection
	MOD16_B	EVCNT_B	FCSEL_B	PLPUL_B	EVCNT B	0	Event ct.	Timer	PTM2-5 ro-oft mode selection
FF90H					FCSEL_B	0	With NR	No NR	PTM2 function selection (for event counter mode)
		R/	W		PLPUL_B	0	ſ	7	PTM2 pulse polarity selection (for event counter mode)
	DTOELO	PTSEL2			PTSEL3	0	PWM	Normal	Programmable timer 3 PWM output selection
FF91H	I I JELJ	I IJELZ	UNDEL_D	I 1001_B	PTSEL2	0	PWM	Normal	Programmable timer 2 PWM output selection
		R/	W		CHSEL_B	0	Timer 3	Timer 2	
					PTOUT_B	0	On	Off	PTM2-3 TOUT_B output control

Table 4.1.1 (i) I/O memory map (FF84H-FF91H)

		Roa	ister	100		(J) I/C		, ma	ρ(ΓΓ92Π-ΓΓΑΟΠ)
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	PTRST3	PTRUN3	PTRST2	PTRUN2	PTRST3*3	- *2	Reset	Invalid	Programmable timer 3 reset (reload)
FF92H					PTRUN3	0	Run	Stop	Programmable timer 3 Run/Stop
	W	R/W	W	R/W	PTRST2*3	_ *2	Reset	Invalid	Programmable timer 2 reset (reload)
					PTRUN2	0	Run	Stop	Programmable timer 2 Run/Stop
	RLD23	RLD22	RLD21	RLD20	RLD23 RLD22	0 0			MSB
FF94H					RLD22 RLD21	0			Programmable timer 2 reload data (low-order 4 bits)
		R/	W		RLD21	0			
					RLD27	0			☐ <u>LSB</u>
	RLD27	RLD26	RLD25	RLD24	RLD26	0			
FF95H					RLD25	0			Programmable timer 2 reload data (high-order 4 bits)
		R/	W		RLD24	0			
	RLD33	RLD32	RLD31	RLD30	RLD33	0			MSB
FF96H	ned33	HLD32	HLD31	HLD30	RLD32	0			Programmable timer 3 reload data (low-order 4 bits)
113011		R/	W		RLD31	0			
					RLD30	0			
	RLD37	RLD36	RLD35	RLD34	RLD37	0			MSB
FF97H					RLD36	0			Programmable timer 3 reload data (high-order 4 bits)
		R/	W		RLD35	0			
					RLD34 PTD23	0			☐ LSB ☐ MSB
	PTD23	PTD22	PTD21	PTD20	PTD23 PTD22	0			MSB
FF98H					PTD22 PTD21	0			Programmable timer 2 data (low-order 4 bits)
		F	3		PTD20	0			
					PTD27	0			
FFOOL	PTD27	PTD26	PTD25	PTD24	PTD26	0			
FF99H					PTD25	0			Programmable timer 2 data (high-order 4 bits)
	R				PTD24	0			
	PTD33	PTD32	PTD31 PTD30		PTD33	0			MSB
FF9AH	1 1000	TIDOL	11001	1 1000	PTD32	0			Programmable timer 3 data (low-order 4 bits)
		F	3		PTD31	0			
					PTD30	0			
	PTD37	PTD36	PTD35	PTD34	PTD37	0			MSB
FF9BH					PTD36 PTD35	0 0			Programmable timer 3 data (high-order 4 bits)
		F	7		PTD35 PTD34	0			
					CD23	0			
	CD23	CD22	CD21	CD20	CD22	0			
FF9CH		-			CD21	0			Programmable timer 2 compare data (low-order 4 bits)
		R/	W		CD20	0			
	CD27	CD26	CD25	CD24	CD27	0			MSB
FF9DH	0027	0020	0020	UD24	CD26	0			Programmable timer 2 compare data (high-order 4 bits)
		R/	W		CD25	0			
					CD24	0			
	CD33	CD32	CD31	CD30	CD33	0			MSB
FF9EH		-			CD32	0			Programmable timer 3 compare data (low-order 4 bits)
		R/	W		CD31 CD30	0 0			
					CD30 CD37	0			
	CD37	CD37 CD36 CD35			CD37	0			
FF9FH				1	CD35	0			Programmable timer 3 compare data (high-order 4 bits)
		R/	W		CD34	0			
					MOD16_C	0	16 bits	8 bits	PTM4–5 16-bit mode selection
FFA0H	MOD16_C		FUSEL_C	PLPUL_C	EVCNT_C	0	Event ct.	Timer	PTM4 counter mode selection
TAUE		P/	W		FCSEL_C	0	With NR	No NR	PTM4 function selection (for event counter mode)
			••		PLPUL_C	0			PTM4 pulse polarity selection (for event counter mode)

Table 4.1.1 (j) I/O memory map (FF92H–FFA0H)

		Der	iotor	1001	C 7.1.1	(K) 1/() 1110111	JI y IIIu	p (FFAIH–FFAFH)
Address	D3	Reg D2	ister D1	D0	Name	Init *1	1	0	Comment
			CHSEL		PTSEL5	0	PWM	Normal	Programmable timer 5 PWM output selection
FFA1H	PTSEL5 PTSEL4 CHSEL_CPTOUT_				PTSEL4	0	PWM	Normal	Programmable timer 4 PWM output selection
		R/	W		CHSEL_C	0	Timer 5	Timer 4	PTM4–5 TOUT_C output selection
					PTOUT_C	0	On	Off	PTM4–5 TOUT_C output control
	PTRST5	PTRUN5	PTRST4	PTRUN4	PTRST5∗3 PTRUN5	- *2 0	Reset Run	Invalid Stop	Programmable timer 5 reset (reload) Programmable timer 5 Run/Stop
FFA2H					PTRST4*3	0 _ *2	Reset	Invalid	Programmable timer 3 Kul/Stop
	W	R/W	W	R/W	PTRUN4	0	Run	Stop	Programmable timer 4 Run/Stop
	פו ח	RLD42	RLD41		RLD43	0			☐ MSB
FFA4H	RLD43	RLD42	RLD41	RLD40	RLD42	0			Programmable timer 4 reload data (low-order 4 bits)
117411		R/	w		RLD41	0			
				1	RLD40	0			
	RLD47	RLD46	RLD45	RLD44	RLD47	0			MSB
FFA5H					RLD46 RLD45	0 0			Programmable timer 4 reload data (high-order 4 bits)
		R/	W		RLD44	0			
					RLD53	0			☐ <u>LSB</u>
FEACU	RLD53	RLD52	RLD51	RLD50	RLD52	0			
FFA6H		R/	^		RLD51	0			Programmable timer 5 reload data (low-order 4 bits)
		п/			RLD50	0			LSB
	RLD57	RLD56	RLD55	RLD54	RLD57	0			MSB
FFA7H					RLD56	0			Programmable timer 5 reload data (high-order 4 bits)
		R/	W		RLD55 RLD54	0 0			
					PTD43	0			
	PTD43	PTD42	PTD41	PTD40	PTD42	0			
FFA8H			י ר		PTD41	0			Programmable timer 4 data (low-order 4 bits)
	R				PTD40	0			
	PTD47	PTD46	PTD45	PTD44	PTD47	0			MSB
FFA9H				1 1011	PTD46	0			Programmable timer 4 data (high-order 4 bits)
		F	7		PTD45 PTD44	0 0			
					PTD44 PTD53	0			☐ LSB
	PTD53	PTD53 PTD52	PTD51	PTD50	PTD52	0			
FFAAH	R				PTD51	0			Programmable timer 5 data (low-order 4 bits)
		1	۲ 		PTD50	0			
	PTD57	PTD57 PTD56 PTD55			PTD57	0			MSB
FFABH				PTD54	PTD56	0			Programmable timer 5 data (high-order 4 bits)
		F	7		PTD55	0			
					PTD54 CD43	0			LSB MSB
	CD43	CD42	CD41	CD40	CD43 CD42	0			
FFACH					CD41	0			Programmable timer 4 compare data (low-order 4 bits)
		R/	W.		CD40	0			LSB
	CD47	CD46	CD45	CD44	CD47	0			MSB
FFADH	0041	0040		0044	CD46	0			Programmable timer 4 compare data (high-order 4 bits)
		R/	W		CD45	0			
					CD44 CD53	0			☐ LSB ☐ MSB
	CD53	CD53 CD52 CD51			CD53 CD52	0			
FFAEH		-		1	CD51	0			Programmable timer 5 compare data (low-order 4 bits)
		R/	W		CD50	0			LSB
	CD57	CD56	CD55	CD54	CD57	0			MSB
FFAFH	0001	0000	0000	0004	CD56	0			Programmable timer 5 compare data (high-order 4 bits)
		R/	W		CD55	0			
					CD54	0			」 LSB

Table 4.1.1 (k) I/O memory map (FFA1H–FFAFH)

Address									
	D3	Reg D2	D1	D0	Name	Init *1	1	0	Comment
	MOD16_D			ח וווסוס	MOD16_D	0	16 bits	8 bits	PTM6-7 16-bit mode selection
FFB0H			I USEL_D	FLFUL_D	EVCNT_D	0	Event ct.	Timer	PTM6 counter mode selection
		R/	W		FCSEL_D	0	With NR		PTM6 function selection (for event counter mode)
					PLPUL_D	0		<u> </u>	PTM6 pulse polarity selection (for event counter mode)
	PTSEL7	PTSEL6	CHSEL_D	PTOUT_D	PTSEL7	0 0	PWM PWM	Normal	Programmable timer 7 PWM output selection
FFB1H					PTSEL6 CHSEL_D	0	Timer 7	Normal Timer 6	Programmable timer 6 PWM output selection PTM6–7 TOUT_D output selection
		R/	W		PTOUT_D	0	On	Off	PTM6-7 TOUT_D output control
				DTDUNG	PTRST7*3	_ *2	Reset	Invalid	Programmable timer 7 reset (reload)
FFB2H	PIRS17	PTRUN7	PIRSI6	PTRUN6	PTRUN7	0	Run	Stop	Programmable timer 7 Run/Stop
ггд2п	w	R/W	w	R/W	PTRST6∗3	- *2	Reset	Invalid	Programmable timer 6 reset (reload)
└───	vv		vv		PTRUN6	0	Run	Stop	Programmable timer 6 Run/Stop
	RLD63	RLD62	RLD61	RLD60	RLD63	0			MSB
FFB4H		-			RLD62	0			Programmable timer 6 reload data (low-order 4 bits)
		R/	W		RLD61	0			
					RLD60 RLD67	0			☐ LSB ☐ MSB
	RLD67	RLD66	RLD65	RLD64	RLD66	0			
FFB5H					RLD65	0			Programmable timer 6 reload data (high-order 4 bits)
		R/	W		RLD64	0			
	מדח ום	RLD72	RLD71	RLD70	RLD73	0			MSB
FFB6H	RLD73 RL	nlD/2			RLD72	0			Programmable timer 7 reload data (low-order 4 bits)
		R/	w		RLD71	0			
					RLD70	0			
	RLD77	RLD76	RLD75	RLD74	RLD77	0			MSB
FFB7H					RLD76 RLD75	0 0			Programmable timer 7 reload data (high-order 4 bits)
		R/	W		RLD74	0			
					PTD63	0			☐ MSB
FFB8H	PTD63	PTD62	PTD61	PTD60	PTD62	0			
ггбоп		F	2		PTD61	0			Programmable timer 6 data (low-order 4 bits)
 					PTD60	0			
	PTD67	PTD66	PTD65	PTD64	PTD67	0			MSB
FFB9H				L	PTD66 PTD65	0 0			Programmable timer 6 data (high-order 4 bits)
		F	7		PTD65 PTD64	0			
					PTD73	0			
FEDALL	PTD73	PTD72	PTD71	PTD70	PTD72	0			
FFBAH		F	2		PTD71	0			Programmable timer 7 data (low-order 4 bits)
<u> </u>	 	r	1		PTD70	0			LSB
	PTD77	PTD76	PTD75	PTD74	PTD77	0			MSB
FFBBH					PTD76	0			Programmable timer 7 data (high-order 4 bits)
		F	3		PTD75	0			
					PTD74 CD63	0			LSB MSB
	CD63	CD62	CD61	CD60	CD63	0			
FFBCH					CD61	0			Programmable timer 6 compare data (low-order 4 bits)
		R/	W		CD60	0			LSB
	CD67	CD66	CD65	CD64	CD67	0			MSB
FFBDH	0007	0000	0000		CD66	0			Programmable timer 6 compare data (high-order 4 bits)
		R/	W		CD65	0			
		-			CD64	0			
	CD73	CD72	CD71	CD70	CD73 CD72	0 0			MSB
FFBEH				1	CD72 CD71	0			Programmable timer 7 compare data (low-order 4 bits)
			W				1		

Table 4.1.1 (l) I/O memory map (FFB0H–FFBEH)

		Reg	ister			, ., .			
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	CD77	CD76	CD75	CD74	CD77	0			☐ MSB
FFBFH	CDIT	CD/0	CD75	0074	CD76	0			Programmable timer 7 compare data (high-order 4 bits)
		R/	W		CD75	0			
				1	CD74	0		0	
	General	EIRFE	EIRFR	EIRFS	General EIRFE	0 0	1 Enable	0 Mask	General-purpose register
FFE1H					EIRFR	0	Enable	Mask	Interrupt mask register (R/f converter error) Interrupt mask register (R/f converter reference oscillate completion)
		R/	W		EIRFS	0	Enable	Mask	Interrupt mask register (R/f converter reference oscillate completion)
	<u> </u>		FIDTA		General	0	1	0	General-purpose register
FFE2H	General	General	EIPT0	EICTC0	General	0	1	0	General-purpose register
		R/	w		EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0 underflow)
			**		EICTC0	0	Enable	Mask	Interrupt mask register (Programmable timer 0 compare match)
	General	General	EIPT1	EICTC1	General	0	1	0	General-purpose register
FFE3H		diofilora.			General	0	1	0	General-purpose register
		R/	W		EIPT1 EICTC1	0 0	Enable Enable	Mask Mask	Interrupt mask register (Programmable timer 1 underflow)
					General	0	1	0	Interrupt mask register (Programmable timer 1 compare match) General-purpose register
	General	General	EIPT2	EICTC2	General	0	1	0	General-purpose register
FFE4H				1	EIPT2	0	Enable	Mask	Interrupt mask register (Programmable timer 2 underflow)
		R/	٧٧		EICTC2	0	Enable	Mask	Interrupt mask register (Programmable timer 2 compare match)
	General	General	EIPT3	EICTC3	General	0	1	0	General-purpose register
FFE5H	General	General	LIFIJ		General	0	1	0	General-purpose register
		R/	W		EIPT3	0	Enable	Mask	Interrupt mask register (Programmable timer 3 underflow)
				1	EICTC3	0	Enable	Mask	Interrupt mask register (Programmable timer 3 compare match)
	General Gener	General	I EIPT4	EICTC4	General General	0 0	1	0 0	General-purpose register General-purpose register
FFE6H					EIPT4	0	Enable	Mask	Interrupt mask register (Programmable timer 4 underflow)
		R/	W		EICTC4	0	Enable	Mask	Interrupt mask register (Programmable timer 4 undernow) Interrupt mask register (Programmable timer 4 compare match)
	<u> </u>				General	0	1	0	General-purpose register
FFE7H	General	General	EIPT5	EICTC5	General	0	1	0	General-purpose register
		R/	w		EIPT5	0	Enable	Mask	Interrupt mask register (Programmable timer 5 underflow)
			vv		EICTC5	0	Enable	Mask	Interrupt mask register (Programmable timer 5 compare match)
	General	General	EIPT6	EICTC6	General	0	1	0	General-purpose register
FFE8H	General	aonora			General	0	1	0	General-purpose register
		R/	W		EIPT6 EICTC6	0 0	Enable Enable	Mask Mask	Interrupt mask register (Programmable timer 6 underflow)
					General	0	Enable 1	0	Interrupt mask register (Programmable timer 6 compare match) General-purpose register
	General	General	EIPT7	EICTC7	General	0	1	0	General-purpose register
FFE9H					EIPT7	0	Enable	Mask	Interrupt mask register (Programmable timer 7 underflow)
		R/	VV		EICTC7	0	Enable	Mask	Interrupt mask register (Programmable timer 7 compare match)
	General	General	General	EISIF	General	0	1	0	General-purpose register
FFEAH	General	General	General	LIGIE	General	0	1	0	General-purpose register
		R/	W		General	0	1	0	General-purpose register
				1	EISIF	0	Enable	Mask	Interrupt mask register (Serial interface)
	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (Key input interrupt 3 <p13>)</p13>
FFEBH					EIK02 EIK01	0 0	Enable Enable	Mask Mask	Interrupt mask register (Key input interrupt 2 <p12>) Interrupt mask register (Key input interrupt 1 <p11>)</p11></p12>
		R/	W		EIK01 EIK00	0	Enable	Mask	Interrupt mask register (Key input interrupt 1 <p11>) Interrupt mask register (Key input interrupt 0 <p10>)</p10></p11>
					EIK13	0	Enable	Mask	Interrupt mask register (Key input interrupt 0 <1 10>)
	EIK13 EIK12 EIK11 EIK10				EIK12	0	Enable	Mask	Interrupt mask register (Key input interrupt 6 < P42>)
FFECH			\\/		EIK11	0	Enable	Mask	Interrupt mask register (Key input interrupt 5 <p41>)</p41>
		R/	٧V		EIK10	0	Enable	Mask	Interrupt mask register (Key input interrupt 4 <p40>)</p40>
	EIRUN	EILAP	EISW1	EISW10	EIRUN	0	Enable	Mask	Interrupt mask register (Stopwatch direct RUN)
FFEDH					EILAP	0	Enable	Mask	Interrupt mask register (Stopwatch direct LAP)
		R/	W		EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
					EISW10	0	Enable	Mask	Interrupt mask register (Stopwatch timer 10 Hz)

Table 4.1.1 (m) I/O memory map (FFBFH–FFEDH)

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Memory Map)

Table 4 1 1	(n)	I/O	memory ma	n (1	FFEEH–FFFCH)
10010 4.1.1	(n)	I/O	тетогу та	p μ	TLLII-ITT(II)

		Reg	istor			()		·) ····r	<i>p</i> (<i>ffEEn</i> - <i>ff</i> (<i>n</i>)		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
					EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 16 Hz)		
FFEEH	EIT3	EIT2	EIT1	EIT0	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 32 Hz)		
		R/	W		EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 64 Hz)		
		10	**		EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 128 Hz)		
	EIT7	EIT6	EIT5	EIT4	EIT7	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)		
FFEFH		-			EIT6	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)		
		R/	W		EIT5 EIT4	0 0	Enable Enable	Mask	Interrupt mask register (Clock timer 4 Hz)		
					0 *3	_ *2	(R)	Mask (R)	Interrupt mask register (Clock timer 8 Hz) Unused		
	0	IRFE	IRFR	IRFS	IRFE	0	Yes	No	Interrupt factor flag (R/f converter error)		
FFF1H	_		5.11		IRFR	0	(W)	(W)	Interrupt factor flag (R/f converter reference oscillate completion)		
	R		R/W		IRFS	0	Reset	Invalid	Interrupt factor flag (R/f converter sensor oscillate completion)		
	0	0	IPT0	ICTC0	0 *3	_ *2	(R)	(R)	Unused		
FFF2H	U	Ŭ	11 10	10100	0 *3	- *2	Yes	No	Unused		
	F	3	R/	W	IPT0	0	(W)	(W)	Interrupt factor flag (Programmable timer 0 underflow)		
					ICTC0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0 compare match)		
	0	0	IPT1	ICTC1	0 *3 0 *3	- *2 - *2	(R) Voc	(R) No	Unused Unused		
FFF3H					IPT1	0	Yes (W)	(W)	Interrupt factor flag (Programmable timer 1 underflow)		
	F	۶	R/	W	ICTC1	0	Reset	Invalid	Interrupt factor flag (Programmable timer 1 compare match)		
			1070	10700	0 *3	_ *2	(R)	(R)	Unused		
FEEAL	0	0	IPT2	ICTC2	0 *3	_ *2	Yes	No	Unused		
FFF4H	F		D	\ <i>\\</i>	IPT2	0	(W)	(W)	Interrupt factor flag (Programmable timer 2 underflow)		
	r	י	R/W		ICTC2	0	Reset	Invalid	Interrupt factor flag (Programmable timer 2 compare match)		
	0	0	IPT3	ICTC3	0 *3	_ *2	(R)	(R)	Unused		
FFF5H					0 *3	- *2	Yes	No	Unused		
	F	٦	R/W		IPT3	0	(W)	(W)	Interrupt factor flag (Programmable timer 3 underflow)		
					ICTC3 0 *3	0 _ *2	Reset (R)	Invalid (R)	Interrupt factor flag (Programmable timer 3 compare match) Unused		
	0	0	IPT4	ICTC4	0 *3	_ *2	Yes	No	Unused		
FFF6H			I		IPT4	0	(W)	(W)	Interrupt factor flag (Programmable timer 4 underflow)		
	F	7	R/	W	ICTC4	0	Reset	Invalid	Interrupt factor flag (Programmable timer 4 compare match)		
	0	0	IPT5	ICTC5	0 *3	_ *2	(R)	(R)	Unused		
FFF7H	U	Ŭ	1115	10105	0 *3	_ *2	Yes	No	Unused		
	F	3	R/	w	IPT5	0	(W)	(W)	Interrupt factor flag (Programmable timer 5 underflow)		
					ICTC5	0	Reset	Invalid	Interrupt factor flag (Programmable timer 5 compare match)		
	0	0	IPT6	ICTC6	0 *3 0 *3	_ *2 _ *2	(R) Yes	(R)	Unused Unused		
FFF8H				L	IPT6	- *2 0	(W)	<u>No</u> (W)	Interrupt factor flag (Programmable timer 6 underflow)		
	F	۶	R/	W	ICTC6	0	Reset	(w) Invalid	Interrupt factor flag (Programmable timer 6 undernow)		
					0 *3	_ *2	(R)	(R)	Unused		
	0	0	IPT7	ICTC7	0 *3	- *2	Yes	No	Unused		
FFF9H	r	3	ום	w	IPT7	0	(W)	(W)	Interrupt factor flag (Programmable timer 7 underflow)		
		1	rī/	**	ICTC7	0	Reset	Invalid	Interrupt factor flag (Programmable timer 7 compare match)		
	0	0	0	ISIF	0 *3	- *2	(R)	(R)	Unused		
FFFAH	-	-			0 *3	- *2	Yes	No	Unused		
		R		R/W	0 *3	_ *2	(W) Report	(W)	Unused		
					ISIF IK03	0	Reset	Invalid (R)	Interrupt factor flag (Serial interface) Interrupt factor flag (Key input interrupt 3 <p13>)</p13>		
	IK03	IK02	IK01	IK00	IK03	0	(R) Yes	(R) No	Interrupt factor flag (Key input interrupt 3 <p13>) Interrupt factor flag (Key input interrupt 2 <p12>)</p12></p13>		
FFFBH				L	IK02	0	(W)	(W)	Interrupt factor flag (Key input interrupt 1 <p11>)</p11>		
		R/	W		IK00	0	Reset	Invalid	Interrupt factor flag (Key input interrupt 1 < P10>)		
	11/10	11/10	11/14	11/10	IK13	0	(R)	(R)	Interrupt factor flag (Key input interrupt 7 <p43>)</p43>		
FFFCH	IK13	IK12	IK11	IK10	IK12	0	Yes	No	Interrupt factor flag (Key input interrupt 6 <p42>)</p42>		
		R/	w		IK11	0	(W)	(W)	Interrupt factor flag (Key input interrupt 5 <p41>)</p41>		
					IK10	0	Reset	Invalid	Interrupt factor flag (Key input interrupt 4 <p40>)</p40>		

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Memory Map)

		Reg	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	IRUN	ILAP ISW1 ISW		ISW10	IRUN	0	(R)	(R)	Interrupt factor flag (Stopwatch direct RUN)
FFFDH	INUN	ILAF	13101	131/10	ILAP	0	Yes	No	Interrupt factor flag (Stopwatch direct LAP)
		D	2044		ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
	R/W		_	ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)	
	IT3			ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 16 Hz)
FFFEH	115	112		110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 32 Hz)
		R/	1 47		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 64 Hz)
		R/	vv		IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 128 Hz)
	IT7	IT6	IT5	IT4	IT7	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFFFH	117	110	115	114	IT6	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
		D	\		IT5	0	(W)	(W)	Interrupt factor flag (Clock timer 4 Hz)
R/V		**		IT4	0	Reset	Invalid	Interrupt factor flag (Clock timer 8 Hz)	

Table 4.1.1 (o) I/O memory map (FFFDH-FFFFH)

4.2 Power Control

4.2.1 Configuration of power supply circuit

The S1C6F632 has built-in power supply circuits shown in Figure 4.2.1.1 so the voltages to drive the CPU, internal logic circuits, oscillation circuits and LCD driver can be generated on the chip.




Fig. 4.2.1.1 Built-in power supply circuit

Internal operating voltage regulator

This voltage regulator always operates to generate the VD1 operating voltage for the internal logic circuits and oscillation circuits.

Power supply voltage booster

The power supply voltage booster generates the operating voltage VD2 for the LCD system voltage regulator. When a VC2 reference voltage option for the LCD drive power supply is selected, either VDD or VD2 can be selected as the power source for the LCD system voltage regulator according to the VDD power supply voltage level.

Table 4.2.1.1 Power source voltage for LCD system voltage regulator (when Vc2 reference voltage is selected)

Power supply voltage	Power source for					
VDD	LCD system voltage regulator					
1.8 to 2.5 V	$VD2 \cong VDD \times 2)$					
2.5 to 3.6 V	VDD					

The VD2 voltage is about double the VDD voltage level.

The VD2 voltage is not required when a power supply voltage (VDD) more than 2.5 V is used to operate the IC or when the VC1 reference voltage option for the LCD drive power supply is selected. In this case, the power supply voltage booster can be disabled.

LCD system voltage regulator

The LCD system voltage regulator generates the LCD drive voltages VC1 to VC5. See Chapter 8, "Electrical Characteristics" for the voltage values. In the S1C6F632, the LCD drive voltage is supplied to the built-in LCD driver which drives the LCD panel connected to the SEG and COM terminals.

Notes: • Be sure not to use the VD1, VD2, and VC1 to VC5 terminal output voltages to drive external circuits.

• If VDD equal to or less than 2.5 V is used as the power source for the LCD system voltage regulator, the Vc1 to Vc5 voltages cannot be generated within specifications (when a Vc2 reference voltage option is selected).

4.2.2 Controlling LCD power source

The LCD system voltage regulator must be driven with a 2.5 V or more power voltage to generate appropriate LCD drive voltages VC1 to VC5. When the power supply voltage (VDD) is within the range from 1.8 V to 2.5 V, use the power supply voltage booster to generate double the VDD voltage and drive the LCD system voltage regulator with the VD2 output voltage. Set the DBON register to "1" to turn the power supply voltage booster on. In addition, set the VCSEL register to "1" to drive the LCD system voltage regulator with the VD2 voltage output from the power supply voltage booster. DBON must be set to "1" before the drive voltage can be switched to VD2.

When the power supply voltage (VDD) is 2.5 V or more, or the VC1 reference voltage option is selected, drive the LCD system voltage regulator with VDD. The power supply voltage booster should be turned off to reduce current consumption. In this case, DBON and VCSEL are both set to 0 (default).

Note: When the power voltage booster is turned on, the V_{D2} output voltage requires about 1 ms to stabilize. Do not switch the power source for the LCD system voltage regulator to V_{D2} until the stabilization time has elapsed.

To generate the LCD drive voltages by the LCD system voltage regulator (to start LCD display), turn the LCD system voltage regulator on using the LPWR register. When "1" is written to LPWR, the LCD system voltage regulator goes on and generates the LCD drive voltages. At initial reset, LPWR is set to "0" (Off). When LCD display is not necessary, turn the LCD system voltage regulator off to reduce power consumption.

4.2.3 Heavy load protection function

In order to ensure a stable circuit behavior and LCD display quality even if the power supply voltage fluctuates due to driving an external load, the internal operating voltage regulator and the LCD system voltage regulator have a heavy load protection function.

The internal operating voltage regulator enters heavy load protection mode by writing "1" to the VDHLMOD register and it ensures stable VD1 output. Use the heavy load protection function when a heavy load such as a lamp or buzzer is driven with a port output.

The LCD system voltage regulator enters heavy load protection mode by writing "1" to the VCHLMOD register and it ensures stable VC1–VC5 outputs. Use the heavy load protection function when the LCD display has inconsistencies in density.

Note: Current consumption increases in heavy load protection mode, therefore do not set heavy load protection mode with software if unnecessary.

4.2.4 I/O memory for power control

Table 4.2.4.1 shows the I/O address and the control bits for power control.

		ister						Comment
D3	D2	D1	D0	Name	Init *1	1	0	Comment
	VCSEL			VDSEL	0	1	0	General-purpose register
/DSEL	VUSEL	HLUN	DBON	VCSEL	0	VD2	Vdd	Power source select for LCD voltage regulator
DAV			HLON	0	1	0	General-purpose register	
	R/	vv		DBON	0	On	Off	Power voltage booster On/Off control
		Conorol		VCHLMOD	0	On	Off	Heavy load protection mode On/Off for LCD voltage regulator
	VDHLIVIOD	General	neral LPWR	VDHLMOD	0	On	Off	Heavy load protection mode On/Off for VD1 voltage regulator
FF03H			General	0	1	0	General-purpose register	
			LPWR	0	On	Off	LCD voltage regulator On/Off	
/[DSEL	DSEL VCSEL R/ R/NOD VDHLMOD	DSEL VCSEL HLON R/W HLMODVDHLMOD General R/W	DSEL VCSEL HLON DBON R/W HLMODVDHLMOD General LPWR R/W	DSEL VCSEL HLON DBON VDSEL R/W DBON HLON DBON HLON DBON VCHLMOD R/W CHLMOD R/W General LPWR General LPWR	DSEL VCSEL HLON DBON VDSEL 0 R/W BBON VCSEL 0 R/W BBON 0 0 BLMOD General LPWR VCHLMOD 0 R/W R/W LPWR 0 0 BLMOD VDHLMOD 0 0 0	DSEL VCSEL HLON DBON VDSEL 0 1 VCSEL 0 VD2 HLON 0 0 VD2 HLON 0 1 DBON 0 0 VCSEL 0 VD2 HLON 0 1 DBON 0 On VCHLMOD 0 On HUWR VCHLMOD 0 On R/W General 0 1 LPWR 0 On	DSEL VCSEL HLON DBON VDSEL 0 1 0 R/W BON VCSEL 0 1 0 0 1 0 R/W HLON 0 1 0 0 0 0 0 0 HLOO VDHLMOD General LPWR VCHLMOD 0

Table 4.2.4.1 Power control bits

*1 Initial value at initial reset

*3 Constantly "0" when being read

*2 Not set in the circuit

DBON: Power supply voltage booster On/Off register (FF02H•D0)

Controls the power supply voltage booster.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to DBON, the power supply voltage booster activates and almost doubles the VDD voltage to generate the VD2 voltage. Turn the power supply voltage booster on when driving the LCD system voltage regulator with VD2 (VC2 reference voltage, VDD = 1.8 to 2.5 V).

When "0" is written to DBON, the power supply voltage booster goes off. When driving the LCD system voltage regulator with VDD, turn the power supply voltage booster off to reduce current consumption. At initial reset, this register is set to "0."

VCSEL: LCD system voltage regulator power source select register (FF02H•D2)

Selects the power voltage for the LCD system voltage regulator.

When "1" is written: VD2 When "0" is written: VDD Reading: Valid

When "1" is written to VCSEL, the LCD system voltage regulator is driven with VD2 generated by the power supply voltage booster. Before this setting is made, it is necessary to write "1" to DBON to turn on the power supply voltage booster. Furthermore, do not switch the power voltage to VD2 for at least 1 msec after the power supply voltage booster is turned on to allow VD2 to stabilize. When "0" is written to VCSEL, the LCD system voltage regulator is driven with VDD. At initial reset, this register is set to "0."

LPWR: LCD system voltage regulator On/Off register (FF03H•D0)

Turns the LCD system voltage regulator on and off.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to LPWR, the LCD system voltage regulator goes on and generates the LCD drive voltages. When "0" is written, all the LCD drive voltages go to VSS level.

It takes about 100 msec for the LCD drive voltages to stabilize after starting up the LCD system voltage regulator by writing "1" to LPWR.

At initial reset, this register is set to "0."

VDHLMOD: Internal operating voltage regulator heavy load protection On/Off register (FF03H•D2)

Enables heavy load protection function for the internal operating voltage regulator.

When "1" is written: On When "0" is written: Off Reading: Valid

By writing "1" to VDHLMOD, the internal operating voltage regulator enters heavy load protection mode and it ensures stable VD1 output. The heavy load protection function is effective when the buzzer/FOUT signal is being output. However, heavy load protection mode increases current consumption compared with normal operation mode. Therefore, do not set heavy load protection mode unless it is necessary. At initial reset, this register is set to "0."

VCHLMOD: LCD system voltage regulator heavy load protection On/Off register (FF03H•D3)

Enables heavy load protection function for the LCD system voltage regulator.

When "1" is written: On When "0" is written: Off Reading: Valid

By writing "1" to VCHLMOD, the LCD system voltage regulator enters heavy load protection mode to minimize degradation in display quality when fluctuations in the supply voltage occurs due to driving a heavy load. The heavy load protection function is effective when the OSC3 clock is used or the buzzer/FOUT signal is being output. However, heavy load protection mode increases current consumption compared with normal operation mode. Therefore, do not set heavy load protection mode unless it is necessary.

At initial reset, this register is set to "0."

4.2.5 Programming notes

- (1) When the power supply voltage booster is turned on, the VD2 output voltage requires about 1 msec to stabilize. Do not switch the power source for the LCD system voltage regulator to VD2 until the stabilization time has elapsed.
- (2) Current consumption increases in heavy load protection mode, therefore do not set heavy load protection mode with software if unnecessary.

4.3 Watchdog Timer

4.3.1 Configuration of watchdog timer

The S1C6F632 has a built-in watchdog timer that operates with a 256 Hz divided clock from the OSC1 as the source clock. The watchdog timer starts operating after initial reset, however, it can be stopped by the software. The watchdog timer must be reset cyclically by the software while it operates. If the watchdog timer is not reset in at least 3–4 seconds, it generates a non-maskable interrupt (NMI) to the CPU. Figure 4.3.1.1 is the block diagram of the watchdog timer.




Fig. 4.3.1.1 Watchdog timer block diagram

The watchdog timer contains a 10-bit binary counter, and generates the non-maskable interrupt when the last stage of the counter (0.25 Hz) overflows.

Watchdog timer reset processing in the program's main routine enables detection of program overrun, such as when the main routine's watchdog timer processing is bypassed. Ordinarily this routine is incorporated where periodic processing takes place, just as for the timer interrupt routine. The watchdog timer operates in the HALT mode. If a HALT status continues for 3–4 seconds, the non-maskable interrupt releases the HALT status.

4.3.2 Interrupt function

If the watchdog timer is not reset periodically, the non-maskable interrupt (NMI) is generated to the core CPU. Since this interrupt cannot be masked, it is accepted even in the interrupt disable status (I flag = "0"). However, it is not accepted when the CPU is in the interrupt mask state until SP1 and SP2 are set as a pair, such as after initial reset or during re-setting the stack pointer. The interrupt vector of NMI is assigned to 0100H in the program memory.

4.3.3 I/O memory of watchdog timer

Table 4.3.3.1 shows the I/O address and control bits for the watchdog timer.

Address		Reg	ister						Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	0	0	WDEN	WDRST	0 *3	_ *2			Unused		
FF01H	0	0	WDEN	WDRST	0 *3	_ *2			Unused		
			B/W W	w	WDEN	1	Enable	Disable	Watchdog timer enable		
	R R/		H/W	VV VV	WDRST*3	Reset	Reset	Invalid	Watchdog timer reset (writing)		

Table 4.3.3.1 Control bits of watchdog timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

WDRST: Watchdog timer reset (FF01H•D0)

Resets the watchdog timer.

When "1" is written: Watchdog timer is reset When "0" is written: No operation Reading: Always "0"

When "1" is written to WDRST, the watchdog timer is reset and restarts immediately after that. When "0" is written, no operation results.

This bit is dedicated for writing, and is always "0" for reading.

WDEN: Watchdog timer enable register (FF01H•D1)

Selects whether the watchdog timer is used (enabled) or not (disabled).

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

When "1" is written to the WDEN register, the watchdog timer starts count operation. When "0" is written, the watchdog timer does not count and does not generate the interrupt (NMI). At initial reset, this register is set to "1."

4.3.4 Programming notes

(1) When the watchdog timer is being used, the software must reset it within 3-second cycles.

(2) Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

4.4 Oscillation Circuit

4.4.1 Configuration of oscillation circuit

The S1C6F632 is configured as a twin clock system with two internal oscillation circuits (OSC1 and OSC3). The OSC3 oscillation circuit generates the main-clock (Max. 4.2 MHz) to run the CPU and some peripheral circuits in high speed, and the OSC1 oscillation circuit generates the sub-clock (Typ. 32.768 kHz) for low-power operation.

Figure 4.4.1.1 shows the configuration of the oscillation circuit.




Fig. 4.4.1.1 Oscillation system block diagram

At initial reset, OSC1 oscillation circuit is selected as the CPU operating clock source. The S1C6F632 allows the software to turn the OSC3 oscillation circuit on and off, and to switch the system clock between OSC3 and OSC1. The OSC3 oscillation circuit is used when the CPU and some peripheral circuits need high speed operation. Otherwise, use the OSC1 oscillation circuit to generate the operating clock and stop the OSC3 oscillation circuit to reduce current consumption.

Note: The S1C6F632 supports the SLEEP function and both the OSC1 and OSC3 oscillation circuits stop oscillating when the CPU enters SLEEP mode. To prevent the CPU from a malfunction when it resumes operating from SLEEP mode, switch the CPU clock to OSC1 before placing the CPU into SLEEP mode.

4.4.2 Mask option

Standard mask option Type B

The OSC1 oscillator type is fixed at crystal and the OSC3 oscillator type is fixed at ceramic.

Standard mask option Type E, Type G

The OSC1 oscillator type is fixed at crystal and the OSC3 oscillator type is fixed at CR (external R).

Custom mask option

The OSC1 oscillator type is fixed at crystal. For the OSC3 oscillator type, either ceramic or CR (external R) can be selected.

4.4.3 OSC1 oscillation circuit

The OSC1 oscillation circuit generates the 32.768 kHz (Typ.) system clock which is used during low speed (low power) operation of the CPU and peripheral circuits. Furthermore, even when OSC3 is used as the system clock, OSC1 continues to generate the source clock for the clock timer and stopwatch timer. This oscillation circuit stops when the SLP instruction is executed.

Figure 4.4.3.1 shows the configuration of the OSC1 oscillation circuit.




Fig. 4.4.3.1 OSC1 oscillation circuit (crystal oscillation)

A crystal oscillation circuit can be configured simply by connecting a crystal oscillator X'tal (Typ. 32.768 kHz) between the OSC1 and OSC2 terminals along with a trimmer capacitor CG1 (0–25 pF) between the OSC1 terminal and Vss.

4.4.4 OSC3 oscillation circuit

The OSC3 oscillation circuit generates the system clock to run the CPU and some peripheral circuits at high speed. This oscillation circuit stops when the SLP instruction is executed or the OSCC register is set to "0."

The oscillator type can be selected by mask option.

Standard mask option Type B: Ceramic (fixed)

Standard mask option Type E: CR (fixed)

Standard mask option Type G: CR (fixed)

Custom mask option: Ceramic or CR (selectable)

Figure 4.4.4.1 shows the configuration of the OSC3 oscillation circuit.




Fig. 4.4.4.1 OSC3 oscillation circuit

When ceramic oscillation circuit (Max. 4.2 MHz) is selected, connect a ceramic oscillator (Ceramic) between the OSC3 and OSC4 terminals and connecting two capacitors (CG3, CD3) between the OSC3 terminal and Vss, and between the OSC4 terminal and Vss, respectively.

When CR oscillation (Max. 2 MHz) is selected, connect a resistor (RCR) between the OSC3 and OSC4 terminals.

4.4.5 Switching the CPU clock

Either the OSC1 clock or the OSC3 clock can be selected as the CPU system clock using the CLKCHG register.

The OSC3 oscillation circuit can be turned off (OSCC = "0") to save power while the CPU is operating with the OSC1 clock (CLKCHG = "0").


If the system needs high speed operation, turn the OSC3 oscillation circuit on (OSCC = "1") and switch over the system clock to OSC3 (CLKCHG = "0" \rightarrow "1").

In this case, since 1 msec to several tens of msec are necessary for the oscillation to stabilize after turning the OSC3 oscillation circuit on, you should switch over the clock after the stabilization time has elapsed. For the oscillation start time, refer to Chapter 8, "Electrical Characteristics."

After the clock is switched from OSC3 to OSC1, the OSC3 oscillation circuit can be turned off immediately.

When switching the clock from OSC3 to OSC1 (CLKCHG = "1" \rightarrow "0"), be sure to switch OSC3 oscillation off with separate instructions. Using a single instruction to process simultaneously can cause a malfunction of the CPU.

Figure 4.4.5.1 indicates the status transition diagram for the clock changeover.



Program Execution Status

Standby Status

* The return destination from the standby status becomes the program execution status prior to shifting to the standby status.

Fig. 4.4.5.1 Status transition diagram for the clock changeover

Note: The S1C6F632 supports the SLEEP function and both the OSC1 and OSC3 oscillation circuits stop oscillating when the CPU enters SLEEP mode. To prevent the CPU from a malfunction when it resumes operating from SLEEP mode, switch the CPU clock to OSC1 before placing the CPU into SLEEP mode.

4.4.6 I/O memory of oscillation circuit

Table 4.4.6.1 shows the I/O address and the control bits for the oscillation circuit.

Note: The control bits for the oscillation circuit described below are effective only when the OSC3 oscillation circuit is used. If the system uses the OSC1 oscillation circuit only, do not change the default settings.

A		Reg	ister						0t		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
				0	CLKCHG	0	OSC3	OSC1	CPU clock switch		
FF00H	CLKCHG OSCC	0	OSCC		0	On	Off	OSC3 oscillation On/Off			
FFUUR	R/W			-	0 *3	_ *2			Unused		
			К		0 *3	<u>- *2</u>			Unused		

Table 4.4.6.1 Control bits of oscillation circuit

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

OSCC: OSC3 oscillation control register (FF00H•D2)

Turns the OSC3 oscillation circuit on and off.

When "1" is written: OSC3 oscillation On When "0" is written: OSC3 oscillation Off Reading: Valid

When it is necessary to operate the CPU at high speed, set OSCC to "1." At other times, set it to "0" to reduce current consumption.

At initial reset, this register is set to "0."

CLKCHG: CPU system clock switching register (FF00H•D3)

The CPU's operation clock is selected with this register.

When "1" is written: OSC3 clock is selected When "0" is written: OSC1 clock is selected Reading: Valid

When the CPU clock is to be OSC3, set CLKCHG to "1"; for OSC1, set CLKCHG to "0." At initial reset, this register is set to "0."

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Oscillation Circuit)

4.4.7 Programming notes

- (1) When the high speed CPU operation is not necessary, you should operate the peripheral circuits according to the setting outline indicate below.
 - CPU operating clock: OSC1
 - OSC3 oscillation circuit: Off

(When the OSC3 clock is not necessary for some peripheral circuits.)

- (2) Since 1 msec to several tens of msec are necessary for the oscillation to stabilize after turning the OSC3 oscillation circuit on. Consequently, you should switch the CPU operating clock (OSC1 → OSC3) after allowing for a sufficient waiting time once the OSC3 oscillation goes on. (The oscillation start time will vary somewhat depending on the oscillator and on the externally attached parts. Refer to the oscillation start time example indicated in Chapter 8, "Electrical Characteristics.")
- (3) When switching the clock from OSC3 to OSC1, be sure to switch OSC3 oscillation off with separate instructions. Using a single instruction to process simultaneously can cause a malfunction of the CPU.
- (4) The S1C6F632 supports the SLEEP function and both the OSC1 and OSC3 oscillation circuits stop oscillating when the CPU enters SLEEP mode. To prevent the CPU from a malfunction when it resumes operating from SLEEP mode, switch the CPU clock to OSC1 before placing the CPU into SLEEP mode.

4.5 I/O Ports (P00–P03, P10–P13, P20–P23, P30–P33, P40–P43 and P50–P53)

4.5.1 Configuration of I/O ports

The S1C6F632 is equipped with 24 bits of I/O ports (P00–P03, P10–P13, P20–P23, P30–P33, P40–P43, and P50–P53) in which the input/output direction can be switched with software. Figure 4.5.1.1 shows the structure of an I/O port.




Fig. 4.5.1.1 Structure of I/O port

Note: If an output terminal (including a special output terminal) of this IC is used to drive an external component that consumes a large amount of current such as a bipolar transistor, design the pattern of traces on the printed circuit board so that the operation of the external component does not affect the IC power supply. Refer to <Output Terminals> in Section 6.3, "Precautions on Mounting," for more information.

Each I/O port terminal provides an internal pull-down resistor. The custom mask option model allows selection of the pull-down resistor to be connected or disconnected in 1-bit units. (The standard mask option model comes with pull-down resistors.)

When "Use" is selected by mask option, the port suits input from the push switch, key matrix, and so forth. When "Not use" is selected, the port can be used for slide switch input and interfacing with other LSIs.

The P10 and P11 I/O ports can also be used as the Run/Stop and Lap direct inputs for the stopwatch timer. The P12 and P41–P43 ports can also be used as the event counter inputs for the programmable timer.

The I/O port terminals P00–P03, P13, P20–P23, P31–P33 are shared with the R/f converter input/output terminals, serial interface input/output terminals and special output (BZ, FOUT, TOUT_A–TOUT_D) terminals. The software can select the function to be used.

At initial reset, these terminals are all set to the I/O port.

Table 4.5.1.1 shows the setting of the input/output terminals by function selection.

	1000				0 5 1	i/ouipui ierm			
Terminal	Terminal status		When s	pecial o	utputs/periph	neral functions a	re used (select	ted by software	e)
	at initial reset	Special output			Se	rial I/F	R/f converter	Stopwatch	Event
name	at miliar reset	TOUT	FOUT	ΒZ	Master	Slave	n/i converter	direct input	counter
P00	P00 (Input & pulled down*)						RFIN0		
P01	P01 (Input & pulled down*)						REF0		
P02	P02 (Input & pulled down*)						SEN0		
P03	P03 (Input & pulled down*)			BZ			RFOUT		
P10	P10 (Input & pulled down*)							RUN/LAP	
P11	P11 (Input & pulled down*)							RUN/LAP	
P12	P12 (Input & pulled down*)								EVIN_A
P13	P13 (Input & pulled down*)	TOUT_A							
P20	P20 (Input & pulled down*)				SCLK(O)	SCLK(I)			
P21	P21 (Input & pulled down*)				SOUT(O)	SOUT(O)			
P22	P22 (Input & pulled down*)				SIN(I)	SIN(I)			
P23	P23 (Input & pulled down*)		FOUT			SRDY(O)/SS(I)			
P30	P30 (Input & pulled down*)								
P31	P31 (Input & pulled down*)	TOUT_B							
P32	P32 (Input & pulled down*)	TOUT_C							
P33	P33 (Input & pulled down*)	TOUT_D							
P40	P40 (Input & pulled down*)								
P41	P41 (Input & pulled down*)								EVIN_B
P42	P42 (Input & pulled down*)								EVIN_C
P43	P43 (Input & pulled down*)								EVIN_D
P50-P53	P50-P53 (Input & pulled down*)								

Table 4.5.1.1 Function setting of input/output terminals

* When "With Pull-Down" is selected by mask option (high impedance when "Gate Direct" is selected)

When these ports are used as I/O ports, the ports can be set to either input mode or output mode individually (in 1-bit units). The mode can be set by writing data to the I/O control registers.

When the special output or peripheral function is used, the input/output direction of the port is automatically configured by switching the terminal function. For controlling the serial interface, R/f converter, BZ output, stopwatch timer, and event counter, refer to "4.10 Serial Interface," "4.13 R/f Converter," "4.11 Sound Generator," "4.8 Stopwatch Timer," and "4.9 Programmable Timer."

Note: Before the port function is configured, the circuit that uses the port (e.g. input interrupt, multiple key entry reset, serial interface, event counter input, direct RUN/LAP input for stopwatch) must be disabled.

4.5.2 Mask option

Custom mask option

The output specification of each I/O port during output mode can be selected from either complementary output or P-channel open drain output by mask option. This selection can be done in 1-bit units. When P-channel open drain output is selected, do not apply a voltage exceeding the power supply voltage to the port.

The mask option also allows selection of whether the pull-down resistor is used or not during input mode. This selection can be done in 1-bit units. When "Not use" is selected, take care that the floating status does not occur during input mode.

The pull-down resistor for input mode and output specification (complementary output or P-channel open drain output) selected by mask option are effective even when I/O ports are used for input/ output of the serial interface and R/f converter.

Standard mask option (Type B, Type E and Type G)

The output specification for output mode is fixed at complementary output. The internal pull-down resistor is connected to all the I/O ports.

4.5.3 I/O control registers and input/output mode

The I/O ports can be placed into input or output mode by writing data to the corresponding I/O control registers IOCxx.

To set a port to input mode, write "0" to the I/O control register. When an I/O port is set to input mode, it becomes high impedance status and works as an input port.

However, when the pull-down explained in Section 4.5.5 has been enabled by software, the input line is pulled down only during this input mode.

To set a port to output mode, write "1" to the I/O control register. When an I/O port is set to output mode, it works as an output port. The port outputs a high level (VDD) when the port output data is "1," and a low level (VSS) when the port output data is "0." The I/O ports allow software to read data even in output mode. In this case, the data register value is read out.

At initial reset, the I/O control registers are set to "0," and the I/O ports enter input mode.

When the peripheral input/output or special output function is selected (see Table 4.5.1.1), the input/ output direction is controlled by the hardware. In this case, the I/O control register of the port can be used as a general purpose register that does not affect the I/O control.

4.5.4 Input interface level

The I/O ports allow software to select an input interface level. When the input interface level select register SMTxx is set to "0," the corresponding port is configured with a CMOS level input interface. When SMTxx is set to "1," the port is configured with a CMOS Schmitt level input interface. At initial reset, all the ports are configured with a CMOS Schmitt level interface.

The input interface level select register of the port that is set for a peripheral output , R/f converter input/output or special output (see Table 4.5.1.1) can be used as a general-purpose register. The input interface level select register of the port that is set for a peripheral input (except for the R/f converter) functions the same as the I/O port.

4.5.5 Pull-down during input mode

A pull-down resistor that activates during the input mode can be built into the I/O ports of the S1C6F632. The pull-down resistor becomes effective by writing "1" to the pull-down control register PULxx that corresponds to each port, and the input line is pulled down during input mode. When "0" is written to PULxx or in output mode, the port will not be pulled down.

At initial reset, the pull-down control registers are set to "1."

The pull-down control registers of the ports in which the pull-down resistor is disconnected by custom mask option can be used as general purpose registers.

Even if the pull-down resistor has been connected, the pull-down control register of the port that is set for a peripheral output, R/f converter input/output or output special output (see Table 4.5.1.1) can be used as a general purpose register that does not affect the pull-down control. The pull-down control register of the port that is set for a peripheral input (except for the R/f converter) functions the same as the I/O port.

4.5.6 Special output

Besides general purpose DC input/output, the I/O ports P03, P13, P23 and P31–P33 can also be assigned special output functions in software as shown in Table 4.5.6.1.

	Table 4.5.0.1 Special output ports										
Port	Special output	Special output control register									
P03	BZ	BZE, BZSHT									
P13	TOUT_A	PTOUT_A									
P23	FOUT	FOUT0-FOUT3									
P31	TOUT_B	PTOUT_B									
P32	TOUT_C	PTOUT_C									
P33	TOUT_D	PTOUT_D									

Table 4.5.6.1 Special output ports

When a special output function is enabled using the special output control register, the corresponding I/O port is automatically configured for output. The data register, I/O control register, pull-down control register and input interface level select register of the special output port can be used as general-purpose registers that do not affect the output status.

TOUT output (P13, P31-P33)

In order for the S1C6F632 to provide clock signals to external devices, the P13 and P31–P33 terminals can be used to output the TOUT_A–TOUT_D signals (clocks output by the programmable timer).

The TOUT_x signal (x = A-D) is enabled to output by the PTOUT_x register. When PTOUT_x is set to "1," the TOUT_x signal is output from the corresponding port terminal. The I/O control register (IOC13, IOC31, IOC32 or IOC33), pull-down control register (PUL13, PUL31, PUL32 or PUL33) and data register (P13, P31, P32 or P33) settings are ineffective while the TOUT_x signal is being output. When PTOUT_x is set to "0," the port is configured as a general-purpose DC input/output port.

The TOUT_x signal is generated from the underflow and compare-match signals of a programmable timer. Refer to Section 4.9, "Programmable Timer," for controlling the clock output and frequency. Since the TOUT_x signal is generated asynchronously from the PTOUT_x register, a hazard of a 1/2 cycle or less is generated when the signal is turned on or off by setting the register. Figure 4.5.6.1 shows the output waveform of the TOUT_x signal.



Fig. 4.5.6.1 Output waveform of TOUT_x signal

FOUT output (P23)

In order for the S1C6F632 to provide a clock signal to an external device, the FOUT signal (fosc1, fosc3 or a divided clock) can be output from the P23 port terminal.

The FOUT signal is enabled to output by the FOUT0–FOUT3 registers. When the output clock frequency is selected using FOUT0–FOUT3, the FOUT signal is output from the P23 port terminal. The I/O control register (IOC23), pull-down control register (PUL23) and data register (P23) settings are ineffective while the FOUT signal is being output.

When FOUT0–FOUT3 are set to "0," the P23 port is configured as a general-purpose DC input/output port.

The frequency of the FOUT signal can be selected from among 15 settings as shown in Table 4.5.6.2.

	Tuble 4.5.0.2 TOOT frequency selection										
FOUT3	FOUT2	FOUT1	FOUT0	FOUT frequency							
1	1	1	1	fosc3							
1	1	1	0	fosc3 / 2							
1	1	0	1	fosc3 / 4							
1	1	0	0	fosc3 / 8							
1	0	1	1	fosc3 / 16							
1	0	1	0	fosc3 / 32							
1	0	0	1	fosc3 / 64							
1	0	0	0	fosc3 / 256							
0	1	1	1	fosci (32 kHz)							
0	1	1	0	fosc1 / 2 (16 kHz)							
0	1	0	1	fosci / 4 (8 kHz)							
0	1	0	0	fosc1 / 16 (2 kHz)							
0	0	1	1	fosc1 / 32 (1 kHz)							
0	0	1	0	fosc1 / 64 (512 Hz)							
0	0	0	1	fosc1 / 256 (128 Hz)							
0	0	0	0	Off							

Table 4.5.6.2 FOUT frequency selection

fosc1: OSC1 oscillation frequency. () indicates the clock frequency when fosc1 = 32 kHz. fosc3: OSC3 oscillation frequency

When the FOUT frequency is set to "fosc3/n," the OSC3 oscillation circuit must be turned on before outputting the FOUT signal. A time interval of several tens of µsec to several tens of msec, from turning the OSC3 oscillation circuit on until the oscillation stabilizes, is necessary, due to the oscillation element that is used. Consequently, if an abnormality occurs as the result of an unstable FOUT signal being output externally, you should allow an adequate waiting time after turning the OSC3 oscillation on, before starting FOUT output. (The oscillation start time will vary somewhat depending on the oscillator and on the externally attached parts. Refer to the oscillation start time example indicated in Chapter 8, "Electrical Characteristics.")

Since the FOUT signal is generated asynchronously from the FOUT0–FOUT3 registers, a hazard of a 1/2 cycle or less is generated when the signal is turned on or off by setting the registers. Figure 4.5.6.2 shows the output waveform of the FOUT signal.

FOUT0-3	0	Other than 0	0
FOUT output (P23)			

Fig. 4.5.6.2 Output waveform of FOUT signal

Note: The P23 terminal used for FOUT output is also shared with the SRDY output or \overline{SS} input for the serial interface. When the P23 port is configured for the serial interface, the FOUT0–FOUT3 registers become ineffective.

BZ (P03)

The P03 terminal can output the BZ signal. The BZ signal is the buzzer signal generated by the sound generator. Use the BZE or BZSHT register for controlling (On/Off) the BZ signal output. Refer to Section 4.11, "Sound Generator," for details of the buzzer signal and controlling method.

Note: The P03 terminal used for BZ output is also shared with the RFOUT output for the R/f converter. Do not enable the RFOUT and BZ signals to output simultaneously.

4.5.7 Key input interrupt function

Eight bits of the I/O ports (P10–P13, P40–P43) provide the interrupt function. The conditions for generating an interrupt can be set with software. Further, whether to mask the interrupt function can be selected with software. Figure 4.5.7.1 shows the configuration of the key input interrupt circuit.




Fig. 4.5.7.1 Key input interrupt circuit configuration

The interrupt select registers (SIP00–SIP03, SIP10–SIP13) and interrupt polarity select registers (PCP00–PCP03, PCP10–PCP13) are individually provided for the I/O ports P10–P13 and P40–P43.

The interrupt select registers (SIPxx) select the ports to be used for generating interrupts or canceling SLEEP mode. Writing "1" to an interrupt select register incorporates that port into the interrupt generation conditions. Changing the port where the interrupt select register has been set to "0" does not affect the generation of the interrupt.

The input interrupt timing can be selected using the interrupt polarity select registers (PCPxx) so that an interrupt will be generated at the rising edge or falling edge of the input.

By setting these two conditions, an interrupt request signal and a SLEEP cancellation signal are generated at the rising or falling edge (selected by PCPxx) of the signal input to the port (selected by SIPxx).

When an interrupt factor occurs, the interrupt factor flag (IK00–IK03, IK10–IK13) is set to "1." At the same time, an interrupt request is generated to the CPU if the corresponding interrupt mask register (EIK00–EIK03, EIK10–EIK13) is set to "1."

When the interrupt mask register (EIKxx) is set to "0," the interrupt request is masked and no interrupt is generated to the CPU. However, SLEEP mode can be cancelled regardless of the interrupt mask register setting.

The key input interrupt circuit has a noise rejector to avoid unnecessary interrupt generation due to noise or chattering. This noise rejector allows selection of a noise-reject frequency from among three types shown in Table 4.5.7.1. Use the NRSP01 and NRSP00 registers for P10–P13 ports or NRSP11 and NRSP10 registers for P40–P43 ports to select a noise-reject frequency. If a pulse shorter than the selected width is input to the port, an interrupt is not generated. When high speed response is required, turns the noise rejecter off (bypassed).

NRSP01 NRSP11	NRSP00 NRSP10	Noise reject frequency	Reject pulse width
1	1	fosc1 / 256 (128 Hz)	7.8 msec
1	0	fosc1 / 64 (512 Hz)	2.0 msec
0	1	fosc1 / 16 (2 kHz)	0.5 msec
0	0	OFF (bypassed)	-

Table 4.5.7.1 Setting up noise rejector

Notes: • Be sure to turn the noise rejector off before executing the SLP instruction.

• Reactivating from SLEEP status can only be done by generation of a key input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt select register (SIPxx = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction. Furthermore, enable the key input interrupt using the corresponding interrupt mask register (EIKxx = "1") before executing the SLP instruction to run key input interrupt handler routine after SLEEP status is released.

4.5.8 I/O memory of I/O ports

Table 4.5.8.1 shows the I/O addresses and the control bits for the I/O ports.

	1	_					() 0.0		his of 1/0 pons
Address			ister	D 0	Norre	Init of	4	0	Comment
	D3	D2	D1	D0	Name	Init *1	1	0	
FF10H	FOUT3	FOUT2	FOUT1	FOUT0	FOUT3 FOUT2	0 0			$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
		R/	w		FOUT1 FOUT0	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [FOUT3-0] 11 12 13 14 15
			1	1		0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	NRSP11	NRSP10	NRSP01	NRSP00	NRSP11	0			Key input interrupt noise reject frequency selection [NRSP11, 10] (P40–P43) 0 1 2 3
FF11H					NRSP10	0			Frequency Off fosci/16 fosci/64 fosci/256
		R/	W		NRSP01	0			[NRSP01, 00] (P10–P13) 0 1 2 3
					NRSP00 P03	0	Lliab	Low	Frequency Off fosci/16 fosci/64 fosci/256 D02 I/O port data
	Doo	DOO	DO1	DOO	P03	1	High	Low	P03 I/O port data functions as a general-purpose register when R/f or BZ is used
	P03 (RFOUT/	P02 (SEN0)	P01 (REF0)	P00 (RFIN0)	P02	1	High	Low	P02 I/O port data
	BZ)				FU2	1	підп	LOW	functions as a general-purpose register when R/f is used
FF20H					P01	1	High	Low	P01 I/O port data
					101		riigii	2011	functions as a general-purpose register when R/f is used
		R/	W		P00	1	High	Low	P00 I/O port data
					1.00		i ngi i	2011	functions as a general-purpose register when R/f is used
					1OC03	0	Output	Input	P03 I/O control register
									functions as a general-purpose register when R/f or BZ is used
	IOC03	IOC02	IOC01	IOC00	10C02	0	Output	Input	P02 I/O control register
									functions as a general-purpose register when R/f is used
FF21H					IOC01	0	Output	Input	P01 I/O control register
									functions as a general-purpose register when R/f is used
	R/W				10C00	0	Output	Input	P00 I/O control register
									functions as a general-purpose register when R/f is used
					PUL03	1	On	Off	P03 pull-down control register
	PUL03	PUL02	PUL01	PUL00					functions as a general-purpose register when R/f or BZ is used
	FULUS	FULUZ	FULUI	FULUU	PUL02	1	On	Off	P02 pull-down control register
FF22H									functions as a general-purpose register when R/f is used
					PUL01	1	On	Off	P01 pull-down control register
		R	w						functions as a general-purpose register when R/f is used
					PUL00	1	On	Off	P00 pull-down control register
				1	01/700		<u>.</u>		functions as a general-purpose register when R/f is used
					SMT03	1	Schmitt	CMOS	P03 input interface level select register
	SMT03	SMT02	SMT01	SMT00	SMT02	1	Schmitt	смоз	functions as a general-purpose register when R/f or BZ is used
					311102	1	Scrinin	CIVIOS	P02 input interface level select register functions as a general-purpose register when R/f is used
FF23H		1			SMT01	1	Schmitt	CMOS	P01 input interface level select register
					GINITUT	'	Scining	00000	functions as a general-purpose register when R/f is used
		R/	W		SMT00	1	Schmitt	CMOS	P00 input interface level select register
							00	0	functions as a general-purpose register when R/f is used
	P13				P13	1	High	Low	P13 I/O port data
	(TOUT A)	P12	P11	P10	_		3		functions as a general-purpose register when TOUT_A is used
FF24H	(1001_A)				P12	1	High	Low	P12 I/O port data
		R	w		P11	1	High	Low	P11 I/O port data
			••		P10	1	High	Low	P10 I/O port data
					IOC13	0	Output	Input	P13 I/O control register
	IOC13	IOC12	I0C11	IOC10					functions as a general-purpose register when TOUT_A is used
FF25H	R/W			IOC12	0	Output	Input	P12 I/O control register	
				IOC11	0	Output	Input	P11 I/O control register	
					IOC10	0	Output	Input	P10 I/O control register

Table 4.5.8.1(a) Control bits of I/O ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

					Tuble	7.5.0.1	(0) CC		pits of I/O ports
Address		l – – – – –	ister D1	D 0	Nome	Init +1	4	0	Comment
	D3	D2	וט	D0	Name PUL13	Init *1 1	1 On	0 Off	P13 pull-down control register
	PUL13	PUL12	PUL11	PUL10	FULIS				functions as a general-purpose register when TOUT_A is used
FF26H					PUL12	1	On	Off	P12 pull-down control register
112011					PUL11	1	On	Off	P11 pull-down control register
		R/	W		PUL10	1	On	Off	P10 pull-down control register
					SMT13	1	Schmitt	CMOS	P13 input interface level select register
	SMT13	SMT12	SMT11	SMT10	011110		Commu	00000	functions as a general-purpose register when TOUT_A is used
FF27H					SMT12	1	Schmitt	CMOS	P12 input interface level select register
					SMT11	1	Schmitt	CMOS	P11 input interface level select register
		R/	W		SMT10	1	Schmitt	CMOS	P10 input interface level select register
	P23				P23	1	High	Low	P23 I/O port data
	(<u>SS</u> /	P22	P21	P20	1 20		, ngn	2011	functions as a general-purpose register when SIF (slave, SRDY)
	SRDY/	(SIN)	(SOUT)	(SCLK)					or FOUT is used
	FOUT)	(0.1.)	(000.)	(002.1)	P22	1	High	Low	P22 I/O port data
FF28H			1		P21	1	High	Low	P21 I/O port data
							i ngi i	2011	functions as a general-purpose register when SIF is used
		R/	W		P20	1	High	Low	P20 I/O port data
					1.20		i ngi i	2011	functions as a general-purpose register when SIF (master) is used
					IOC23	0	Output	Input	P23 I/O control register
					10020	Ŭ	Output	mput	functions as a general-purpose register when SIF or FOUT is used
	IOC23	IOC22	IOC21	IOC20	IOC22	0	Output	Input	P22 I/O control register
					10022	Ū	Output	mput	functions as a general-purpose register when SIF is used
FF29H					IOC21	0	Output	Input	P21 I/O control register
					10021	Ū	Output	mput	functions as a general-purpose register when SIF is used
		R/	W		IOC20	0	Output	Input	P20 I/O control register
					10020	0	Output	input	functions as a general-purpose register when SIF is used
					PUL23	1	On	Off	P23 pull-down control register
					1 0125				\overline{SS} pull-down control register when SIF (slave, \overline{SS}) is used
	DUI 00	DUI 00	DUILOA	DUI 00					functions as a general-purpose register when SIF (slave, SS) is used
	PUL23	PUL22	PUL21	PUL20					or FOUT is used
					PUL22	1	On	Off	P22 pull-down control register
FF2AH					1 OLLL				SIN pull-down control register when SIF is used
					PUL21	1	On	Off	P21 pull-down control register
									functions as a general-purpose register when SIF (SOUT) is used
		R/	W		PUL20	1	On	Off	P20 pull-down control register
									SCLK (I) pull-down control register when SIF (slave) is used
									functions as a general-purpose register when SIF (master) is used
					SMT23	1	Schmitt	CMOS	P23 input interface level select register
									\overline{SS} input I/F level select register when SIF (slave, \overline{SS}) is used
	SMT23	SMT22	SMT21	SMT20					functions as a general-purpose register when SIF (slave, SRDY)
									or FOUT is used
					SMT22	1	Schmitt	CMOS	P22 input interface level select register
FF2BH									SIN input interface level select register when SIF is used
					SMT21	1	Schmitt	CMOS	P21 input interface level select register
		B	W						functions as a general-purpose register when SIF (SOUT) is used
		11/	**		SMT20	1	Schmitt	CMOS	P20 input interface level select register
									SCLK (I) input I/F level select register when SIF (slave) is used
									functions as a general-purpose register when SIF (master) is used
					P33	1	High	Low	P33 I/O port data
	P33	P32	P31	P30					functions as a general-purpose register TOUT_D is used
	(TOUT_D)	(TOUT_C)	(TOUT_B)	F 30	P32	1	High	Low	P32 I/O port data
FF2CH									functions as a general-purpose register TOUT_C is used
					P31	1	High	Low	P31 I/O port data
		R/	W						functions as a general-purpose register TOUT_B is used
					P30	1	High	Low	P30 I/O port data
*1 Initic	·	at initia				· ·			L

Table 4.5.8.1(b) Control bits of I/O ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

		Reg	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	00	UZ	וש	00	IOC33	0	Output	Input	P33 I/O control register
	10.000	10.000	10.001		10033	0	Output	input	functions as a general-purpose register TOUT_D is used
	IOC33	IOC32	IOC31	IOC30	IOC32	0	Output	Input	P32 I/O control register
FF2DH					10002	Ū	Output	mput	functions as a general-purpose register TOUT_C is used
					IOC31	0	Output	Input	P31 I/O control register
		R/	W		10001	Ū	Output	mpar	functions as a general-purpose register TOUT_B is used
					IOC30			Input	P30 I/O control register
					PUL33	1	On	Off	P33 pull-down control register
					. 0100		•	0	functions as a general-purpose register TOUT_D is used
	PUL33	PUL32	PUL31	PUL30	PUL32	1	On	Off	P32 pull-down control register
FF2EH									functions as a general-purpose register TOUT_C is used
					PUL31	1	On	Off	P31 pull-down control register
		R/	W						functions as a general-purpose register TOUT_B is used
					PUL30	1	On	Off	P30 pull-down control register
					SMT33	1	Schmitt	CMOS	P33 input interface level select register
	SMT33	SMT32	SMT31	SMT30					functions as a general-purpose register TOUT_D is used
	011100	OWITOL	0111101	0111100	SMT32	1	Schmitt	CMOS	P32 input interface level select register
FF2FH									functions as a general-purpose register TOUT_C is used
					SMT31	1	Schmitt	CMOS	P31 input interface level select register
		R/	W						functions as a general-purpose register TOUT_B is used
					SMT30	1	Schmitt	CMOS	P30 input interface level select register
	P43	P42	P41	P40	P43	1	High	Low	7
FF30H	P43	P42	P41	P40	P42	1	High	Low	D40 D42 I/O mont data
ггзоп		R/	\ M /		P41	1	High	Low	P40–P43 I/O port data
			**		P40	1	High	Low	
	IOC43	IOC42	IOC41	IOC40	IOC43	0	Output	Input	7
FF31H	10040 10042 10041 10040			IOC42	0	Output	Input	P40 P42 I/O control register	
11.5111	R/W			IOC41	0	Output	Input	P40–P43 I/O control register	
		10	**		IOC40	0	Output	Input	
	PUL43	PUL42	PUL41	PUL40	PUL43	1	On	Off	
FF32H		10242		1 0240	PUL42	1	On	Off	P40-P43 pull-down control register
		R/	w		PUL41	1	On	Off	1 to 1 to put down control register
		10			PUL40	1	On	Off	
	SMT43	SMT42	SMT41	SMT40	SMT43	1	Schmitt	CMOS	
FF33H		-	-		SMT42	1	Schmitt	CMOS	P40-P43 input interface level select register
		R/	W		SMT41	1	Schmitt	CMOS	r r
					SMT40	1	Schmitt	CMOS	
	P53	P52	P51	P50	P53	1	High	Low	
FF34H					P52	1	High	Low	P50–P53 I/O port data
		R/	W		P51	1	High	Low	
					P50	1	High	Low	
	IOC53	IOC52	IOC51	IOC50	IOC53	0	Output	Input	
FF35H					IOC52	0	Output	Input	P50-P53 I/O control register
		R/	W		IOC51	0	Output	Input	
					IOC50 PUL53	0	Output	Input	
	PUL53	PUL52	PUL51	PUL50	PUL53 PUL52	1	On	Off	
FF36H					PUL52 PUL51	1 1	On	Off Off	P50-P53 pull-down control register
		R/	W		PUL51		On	Off	
					SMT53	1	On Schmitt	CMOS	<u>-</u>
	SMT53	SMT52	SMT51	SMT50	SMT53 SMT52	1	Schmitt	CMOS	
FF37H					SMT52 SMT51	1	Schmitt	CMOS	P50-P53 input interface level select register
		R/	W		SMT51 SMT50	1	Schmitt	CMOS	
					SIP03	0	Enable	Disable	7
	SIP03	SIP02	SIP01	SIP00	SIP03	0	Enable	Disable	
FF3CH		I			SIP01	0	Enable	Disable	P10–P13 interrupt select register
		R/	W		SIP00	0	Enable	Disable	

Table 4.5.8.1(c) Control bits of I/O ports

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

Address Top Display Display Display Comment Fr3DH PCP03 PCP04			D -	latar		14010		(4) 00	1111010	
FF3DH PCP03 PCP07 PCP07 PCP03 1 <th1< th=""> 1 <th1< th=""> <th1< th=""></th1<></th1<></th1<>	Address				Do	Nerre	La Maria 1		0	Comment
FF30H PC/V3 PC/V3 <th< td=""><td></td><td>03</td><td>D2</td><td>1 ע</td><td>00</td><td></td><td></td><td></td><td></td><td></td></th<>		03	D2	1 ע	00					
PF 3DH FF 3DH FF 3DH SIP12 SIP11 SIP12 SIP13 0 E make SIP 3D B PD-P13 mempt polarity select register FF 3DH SIP12 SIP11 SIP12 SIP13 0 E make SIP 3D B Deade Enable Deade Deade Deade		PCP03	PCP02	PCP01	PCP00					
$FF3H = \frac{FV3H}{FF3H} = \frac{FV3}{FF3H} = \frac{FV3}{FF3H} = \frac{FV3}{FF3H} = \frac{FV3}{FF3H} = \frac{FV3H}{FF3H} = \frac{FV3H}{F$	FF3DH									P10-P13 interrupt polarity select register
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			R/	w						
FF3H SIP1 SIP1 <th< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><u>+</u></td><td></td><td></td></th<>								<u>+</u>		
$ \begin{array}{c c c c c c } \hline Fright & \hline Fright & Fright $		SIP13	SIP12	SIP11	SIP10		-			
$ FF3FH = \frac{F}{10} = \frac{F}{10} + $	FF3EH						-			P40–P43 interrupt select register
$FF3H = \frac{FF3H}{FF3H} = FF3$			R/	w			-			
FF3H PCP12 PCP12 PCP12 PCP12 1								Enable	_	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		PCP13	PCP12	PCP11	PCP10					
$ FF 40 + \frac{1}{14} - $	FF3FH								1	P40–P43 interrupt polarity select register
FF4H + FF5H + FF6H +			B/	w				<u> </u>		1 to 1 to metrup: pointly select togister
FF4H ENRY ENNY ENNY ENNY ENNY Reset Nead Loweboye resk (writing) FF4H NW W FWW ENNY 0										
FF44H Image Image <th< td=""><td></td><td>ENRTM</td><td>ENRST</td><td>FNON</td><td>B7F</td><td></td><td>0</td><td>1 sec</td><td>0.5 sec</td><td>Envelope releasing time selection</td></th<>		ENRTM	ENRST	FNON	B7F		0	1 sec	0.5 sec	Envelope releasing time selection
RW W FW ENON 0 On Of Enclope On/Off FF4H 0 3237P 323FT BHTW B25P3 0 Stop Invalid 1-shot buzzer stop (writing) FF4H R W FW D3 2 Stop Invalid 1-shot buzzer status (reading) FF4H R W FW D1 STSE2 Stand Loss Unused FF4H 0 0 SWDR D0 1-27 Stand Loss Unused FF5H R FW EDR 0 Stand 2 Unused Unused FF5H R Stand CRG Stand 2 Enable Delable Direct input askitch Unused FF5H R Stand CRG Stand 2 Enable Disable Direct input askitch Unused Unused Stand Stand Stand Stand Stand Stand Stand Stand	FF44H			LITON	DEL	ENRST*3	Reset	Reset	Invalid	Envelope reset (writing)
$ FF64h \ \ \ \ \ \ \ \ \ \ \ \ \ $		R/W	w	B	w	ENON	0	On	Off	Envelope On/Off
FF 45 H 0 B 25 HP B 27 HP B 27 HP E 27 HP 0 Stop Invalid 1-shot buzzer stop (writing) FF 45 H R W R B 27 HP D 125 mee		10,00	**	10	**	BZE	0	Enable	Disable	Buzzer output enable
FF45H R W RW STTPW 0 Togy Invalid Fash ob Juzzer stags (rwining) FF48H R W RW STTPW 0 125 msec)12smec Labo buzzer stags (rwining) FF48H 0 0 SWDR EDR 0.*3 -~2 Unused FF48H R RW EDR 0.*3 -~2 Unused FF58H R RW EDR 0.*3 -~2 Unused FF58H R RW EDR 0 Enable Disable DOUT enable Stop FF58H 0 ESOUT SCTRG SCTRG STR Unused Unused FF58H 0 0 SREAD ENCS 0.*3 -~2 Unused Unused FF69H R RW ENCS 0.*3 -~2 Unused Unused Stap DOU Stap Stap DOU Stap Not Stap Stap DOU Stap Not Stap DOU Stap Not I						0 *3	- *2			Unused
R W R But Buty Ready L-hot buzzer status (reading) FF64H 0 SWDR EDR 0-3 2 V Nussed FF64H R SWDR EDR 0-3 2 V Nussed FF64H R R W EDR 0-3 2 V Nussed FF64H R R W EDR 0 Enable Diable Direct input switch 0.P10-Run/Stop, P11-Lap, P11-Run/Stop FF64H R SCTR ESIF ESIF 0 Enable Diable SOUTe enable Nussed FF64H R FW ESIF 0.0 SF VO Serial LF chock status (reading) FF64H R FW ENCS 0.3 SF VO Serial LF chock status (reading) FF64H R RF01 ERFS 0 SF VO Serial LF chock status (reading) FF64H R RF01 ERFS		0	BZSTP	BZSHT	SHTPW	BZSTP*3	0	Stop	Invalid	1-shot buzzer stop (writing)
	FF45H					BZSHT	0	Trigger	Invalid	1-shot buzzer trigger (writing)
- - - - - - - - -		B	w	B/	w			Busy	Ready	1-shot buzzer status (reading)
FF 48 h 0 0 SW0R EDR 0 3 -~2 Value of the second of t						SHTPW	0	125 msec	31.25 msec	1-shot buzzer pulse width setting
FF48H Image: Product P						0 *3	- *2			Unused
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		0	0	SWDIR	EDIR	0 *3	- *2			Unused
$ FF68H = \frac{1}{4} + \frac{1}{$	FF48H					SWDIR	0			Stopwatch direct input switch
FF50H F50H			2	B	w					0: P10=Run/Stop, P11=Lap 1: P10=Lap, P11=Run/Stop
$ FF58H \left \begin{array}{c c c c c c c c c c c c c c c c c c c $				10	••	EDIR	0	Enable	Disable	Direct input enable
$ FF58H \ \ \ \ \ \ \ \ \ \ \ \ \ $						0 *3	_ *2			· ·
$ \begin{tabular}{ c c c c c c c } FF58H & I & I & I & I & I & I & I & I & I & $		0	ESOUT	SCTRG	ESIF	ESOUT	0	Enable	Disable	SOUT enable
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	FF58H									
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							-			
FF5AH =		К		H/W		ESIE	0			
$ FF3cH = \frac{1}{ FF3cH } = 1$								011		_
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		0	0	ESBEADY	FNCS					
FF5AH R RW ENCS 0 SIF U/O Serial L/F enable 0 LO LO LO FF60H RFCNT RFOUT ERF1 ERF0 RFCNT 0 Continuou Continuou Continuous oscillation enable FF60H RFCNT RFOUT ERF1 0 Continuou Normal Continuous oscillation enable RF0H RFV ERF1 0 Continuou Normal Continuous oscillation enable RF0H RFV ERF1 0 Continuous oscillation enable RFV SRDV Prohibited RF80H RFV ERF1 0 16 bits 8 bits PTM0-116-bit mode selection ICM Ch.1 AC Ch.1 DC FF80H MOD16_A VCNT_A FCSELA PLVLA VIN NN NN NR PTM0 pulse polarity selection (for event counter mode) ICM Ch.1 AC Ch.1 DC FF81H MOD16_A FVSEL1 PTSEL3 PTSEL4 O JT PTM0 pulse polarity selection (for event counter mode) ICM Ch.1 AC Ch.1 DC FF81H MOD16_B FVSEL1 PTSEL3 O PTMV PTM0 pulse polarity selection		Ŭ	Ŭ		21100			SBDY	55	(ENOD 0) (ENOD 1)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	FF5AH						°,	0.121		function selection ESREADY ENCS P23 P23
FF80H		F	3	B/	w	FNCS	0	SIF	1/0	x 0 1/0 1/0
$ FF60H = \frac{1}{10000000000000000000000000000000000$					••		°,	0		0 1 55 10
$ FF60H = \frac{FF0H}{FF0H} = \frac{FF0}{FF0H} = \frac{FF0}{FF0} = \frac{FF0}{FF0} = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 = 0 =$						RECNT	0	Continue	Normal	· · · · · · · · · · · · · · · · · · ·
$ FF80H = \frac{FF1, 0] 0 1 2 3}{Selection} \frac{FF1, 0 0 1 1 0 1 1 2 3}{Selection} \frac{FF1, 0 0 1 1 2 3}{Selection} \frac{FF1, 0 0 1 1 2 3}{Selection} FF1, 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1$		RFCNT	RFOUT	ERF1	ERF0					
$FF80H = \frac{FF0}{FF0} = \frac{FF0}$	FF60H							LINGOIC	Disable	¬ R/f [FRF1.0] 0 1 2 3
FF80H MOD16_AEVCNT_AFCSEL_A PLPUL_A O 16 bits 8 bits PTM0-1 16-bit mode selection FF80H RW FCSEL_A 0 16 bits 8 bits PTM0 counter mode selection FF81H RW FCSEL_A 0 With NR No NR PTM0 function selection (for event counter mode) FF81H PTSEL1 PTSEL0 CHSEL_A 0 PVM Normal Programmable timer 1 PWM output selection FF81H PTSEL1 PTSEL0 CHSEL_A 0 PVM Normal Programmable timer 1 PWM output selection FF81H PTSEL1 PTSEL0 CHSEL_A 0 PVM Normal Programmable timer 1 PWM output selection FF81H PTSEL1 PTSEL0 0 PVM Normal Programmable timer 1 PWM output selection FF90H RW CHSEL_A 0 Timer 1 Timer 0 PTM0-1 TOUT_A output control FF90H MOD16_BEVCNT_BFCSEL_B PLPUL_B 0 f Immer 1 Timer 0 PTM2 counter mode selection FF90H FSEL3 PTSEL2 CHSEL_B 0 Immer 1 Timer 0			R/	W						conversion P/f conversion I/O Ch 0 DC Ch 1 AC Ch 1 DC
FF80H FF80H FF80H FCSEL A U VIII NR NO NR PTM0 counter mode selection (for event counter mode) PLPUL A U VIII NR NO NR PTM0 function selection (for event counter mode) PLPUL A U VIII NR NO NR PTM0 function selection (for event counter mode) PLPUL A U VIII NR NO NR PTM0 pulse polarity selection (for event counter mode) PLPUL A U VIII NR NO NR PTM0 pulse polarity selection (for event counter mode) PTM0 output selection PTM0 pulse polarity selection (for event counter mode) PTM0 output selection PTM0 pulse polarity selection (for event counter mode) PTM0 output selection PTM0 outpu								16 bite	9 hite	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		MOD16_A	EVCNT_A	FCSEL_A	PLPUL_A	_				
$ FF81H = \frac{FF81H}{FF81H} = \frac$	FF80H		i		1		-			
FF81H PTSEL1 PTSEL0 CHSEL_A PTOUT_A PTSEL0 0 PWM Normal Programmable timer 1 PWM output selection FF81H RW CHSEL_A 0 PTSEL0 0 PWM Normal Programmable timer 1 PWM output selection FF90H RW RW CHSEL_A 0 Timer 1 Timer 0 PTM0-1 TOUT_A output selection FF90H RW MOD16_B EVCNT_B FCSEL_B PLPUL_B 0 16 bits 8 bits PTM2-3 16-bit mode selection FF90H RW FCSEL_B PLPUL_B 0 16 bits 8 bits PTM2-3 16-bit mode selection FF90H RW FCSEL_B 0 With NR No NR PTM2 counter mode selection (for event counter mode) FF91H RW FSEL3 PTSEL2 CHSEL_B 0 PWM Normal Programmable timer 3 PWM output selection FF91H RW PTSEL3 PTSEL2 CHSEL_B 0 PWM Normal Programmable timer 3 PWM output selection FF91H RW PTSEL3 PTSEL3 0 PWM Normal Programma			R/	W						
FF81H PTSEL1 PTSEL2 PTSEL1 PTSEL2 PTSEL2 PTSEL2 PTSEL3 PTSEL2 PTSEL3 PTSEL2 PTSEL3 PTSEL2 PTSEL3 PTSEL2 PTSEL3 PTSEL2 PTSEL3 PTSEL2 PTSEL2 PTSEL3 PTSEL3 PTSEL2 PTSEL3 PTSEL3 PTSEL3 PTSEL2 PTSEL3 PTSE13 PTSE13									Normal	
FF81H Image: Fight of the second		PTSEL1	PTSEL0	CHSEL_A	PTOUT_A					
$ FF90H \begin{array}{ c c c c c c c c c c c c c c c c c c c$	FF81H			1						
FF90H MOD16_BEVCNT_B FCSEL_B PLPUL_B MOD16_B 0 16 bits 8 bits PTM2-3 16-bit mode selection FF90H FCSEL_B PLPUL_B 0 If bits 8 bits PTM2-3 16-bit mode selection FF91H FTSEL3 PTSEL2 CHSEL_B PTOUT_B 0 If bits 8 bits PTM2 counter mode selection FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B 0 PWM Normal Programmable timer 3 PWM output selection FF91H FTSEL3 PTSEL2 CHSEL_B 0 PWM Normal Programmable timer 2 PWM output selection FF91H R/W FCSEL_C PLPUL_C 0 On Off PTM2-3 TOUT_B output selection FF91H R/W FCSEL_C PLPUL_C 0 Immersion Programmable timer 2 PWM output selection FF91H R/W FCSEL_C PLPUL_C 0 Immersion Programmable timer 2 PWM output selection FF91H R/W FCSEL_C 0 If bits 8 bits PTM2-3 TOUT_B output control FF91H MOD16_C FCSEL_C 0			R/	w		_				-
MOD16_BEVCNT_BECSL_BPLPULB EVCNT_BECSL_BPLPULB 0 Event ct. Timer PTM2 counter mode selection FF90H FF90H FTSEL3 FCSELB 0 With NR No NR PTM2 function selection (for event counter mode) PTSEL3 PTSEL2 CHSELB PTOUT_B 0 PWM Normal Programmable timer 3 PWM output selection FF91H PTSEL3 PTSEL2 CHSELB PTOUT_B 0 PWM Normal Programmable timer 2 PWM output selection PTSEL3 CHSELB PTOUT_B 0 On Off PTM2-3 TOUT_B output selection PTM2-0 CHSELB 0 On Off PTM2-3 TOUT_B output selection PTOUT_B 0 On Off PTM2-3 TOUT_B output control FFAOH FFAOH MOD16_C 0 16 bits 8 bits PTM4-516-bit mode selection FFAOH FCSELC PLPULC 0 VIII NR No NR PTM4 counter mode selection FFAOH FCSELC PLPULC										
FF90H FCSEL_B 0 With NR No NR PTM2 function selection (for event counter mode) FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B PTSEL3 0 PWM Normal Programmable timer 3 PWM output selection FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B 0 PWM Normal Programmable timer 2 PWM output selection FF91H FF91H FCSEL_C PUVL 0 O PWM Normal Programmable timer 2 PWM output selection FF91H FF91H FCSEL_C PUVL 0 O O O PUVL_3 TOUT_B output selection MOD16_C FCSEL_C PLPUL_C 0 O 16 bits 8 bits PTM4-516-bit mode selection FFAOH FCSEL_C PLPUL_C 0 Vith NR No NR PTM4 counter mode selection FFAOH FCSEL_C PLPUL_C 0 Immer PTM4 counter mode selection FFAOH FCSEL_C 0 Vith NR No NR PTM4 counter mode selection FFAOH FCSEL_C 0 Vith NR No NR PTM4 pulse polarity se		MOD16_B	EVCNT_B	FCSEL_B	PLPUL_B	_				
FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B PTSEL3 0 fmmm Programmable timer 3 PWM output selection FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B 0 PWM Normal Programmable timer 3 PWM output selection FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B 0 PWM Normal Programmable timer 2 PWM output selection PTOUT_B 0 On Off PTM2-3 TOUT_B output selection PTOUT_B 0 On Off PTM2-3 TOUT_B output control PFAOH MOD16_C PLPUL_C 00 16 bits 8 bits PTM4-5 16-bit mode selection FFAOH R/W FCSEL_C PLPUL_C 0 With NR No NR PTM4 counter mode selection PUPUL_C 0 f FCSEL_C 0 With NR No NR PTM4 function selection (for event counter mode)	FF90H		_	_	_	1 –				
FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B PTSEL3 0 PTM2 pulse polarity selection (for event counter mode) FF91H PTSEL3 PTSEL2 CHSEL_B PTOUT_B PTSEL2 0 PWM Normal Programmable timer 3 PWM output selection FF91H FF91H FTSEL2 O PWM Normal Programmable timer 2 PWM output selection FF40H FTSEL2 O O O O OF PTM2_3 TOUT_B output selection FFA0H MOD16_C EVCNT_C FCSEL_C PLPUL_C 0 16 bits 8 bits PTM4-5 16-bit mode selection FFA0H FCSEL_C PLPUL_C O O FCSEL_C 0 With NR No NR PTM4 counter mode selection			R/	w		_				
FF91H PTSEL2 CHSEL_B 0 PWM Normal Programmable timer 2 PWM output selection R/W CHSEL_B 0 On Off PTM2_3 TOUT_B output selection PTOUT_B 0 On Off PTM2_3 TOUT_B output selection MOD16_CEVCNT_CFCSEL_C PLPUL_C 00 16 bits 8 bits PTM4_5 16-bit mode selection FFAOH R/W FCSEL_C 0 With NR No NR PTM4 counter mode selection (for event counter mode) PUPUL_C 0 PTM4 function selection (for event counter mode)									<u> </u>	
FF91H Image: Programmable times 2 PWM output selection FF91H FWW Normal Programmable times 2 PWM output selection RW CHSELB 0 Timer 3 Timer 2 PTM2–3 TOUT_B output selection PTOUT_B 0 On Off PTM2–3 TOUT_B output selection MOD16_C EVCNT_C FCSEL_C 0 16 bits 8 bits PTM4–5 16-bit mode selection FFA0H FCSEL_C PLPUL_C 0 Event ct. Timer 3 PTM4 counter mode selection FFA0H FCSEL_C PLPUL_C 0 Image: Provide the selection PTM4 counter mode selection		PTSEL3	PTSEL2	CHSEL_B	PTOUT_B					
FFAOH MOD16_CEVCNT_CFCSEL_C PLPUL_C 0 On Off PTM2_3 TOUT_B output control PTM4_5 16-bit mode selection R/W MOD16_C 0 16 bits 8 bits PTM4_5 16-bit mode selection PTM4 counter mode selection PTM4 counter mode selection (for event counter mode) PTM4 function selection (for event counter mode)	FF91H			_	-					
FFA0H MOD16_C EVCNT_C FCSEL_C PLPUL_C MOD16_C 0 0 0 0 PTM2_3 TOUT_B output control No D16_C EVCNT_C FCSEL_C 0 16 bits 8 bits PTM4-5 16-bit mode selection FMU FCSEL_C 0 0 Event ct. Timer PTM4 counter mode selection FMU FCSEL_C 0 With NR No NR PTM4 function selection (for event counter mode) PLPUL_C 0 f f PTM4 pulse polarity selection (for event counter mode)			R/	w		_				
FFA0H MOD16_OEVCNT_OFCSEL_C PLPUL_C EVCNT_C 0 Event ct. Timer PTM4 counter mode selection R/W FCSEL_C 0 With NR No NR PTM4 function selection (for event counter mode) PUPUL_C 0 PTM4 pulse polarity selection (for event counter mode)										
FFA0H EVCN1_C 0 Event ct. Immer PIM4 counter mode selection R/W FCSEL_C 0 With NR No NR PTM4 function selection (for event counter mode) PLPUL_C 0 PTM4 pulse polarity selection (for event counter mode)			EVCNT C	FCSFL C	PLPUI C					
R/W FCSEL_C 0 With NR No NR PTM4 function selection (for event counter mode) PLPUL_C 0 PTM4 pulse polarity selection (for event counter mode)	FFA0H									
PLPUL_C 0 _			R/	w		_		With NR	NoNR	
*1 Initial value at initial reset *3 Constantly "0" when being read						PLPUL_C	0	Ĺ		
	*1 Initia	l value a	at initial	reset				*3	Constar	ntly "0" when being read

<i>Table</i> $4.5.8.1(d)$	Control bits of I/O ports

*2 Not set in the circuit

S1C6F632 TECHNICAL MANUAL

Address		Reg	ister				· · · · ·		Comment
Audiess	D3	D2	D1	D0	Name	Init *1	1	0	Comment
		PTSEL4			PTSEL5	0	PWM	Normal	Programmable timer 5 PWM output selection
FFA1H	FIGLES	FIGLL4	UNSEL_U	F1001_0	PTSEL4	0	PWM	Normal	Programmable timer 4 PWM output selection
		R/	~~/		CHSEL_C	0	Timer 5	Timer 4	PTM4-5 TOUT_C output selection
		п/	••		PTOUT_C	0	On	Off	PTM4–5 TOUT_C output control
		EVCNT_D			MOD16_D	0	16 bits	8 bits	PTM6-7 16-bit mode selection
FFB0H		EVCN1_D	FUSEL_D	FLFUL_D	EVCNT_D	0	Event ct.	Timer	PTM6 counter mode selection
TT DOTT		R/	~~/		FCSEL_D	0	With NR	No NR	PTM6 function selection (for event counter mode)
		п/	**		PLPUL_D	0	ſ		PTM6 pulse polarity selection (for event counter mode)
		PTSEL6			PTSEL7	0	PWM	Normal	Programmable timer 7 PWM output selection
FFB1H	FIGLE	FISELO			PTSEL6	0	PWM	Normal	Programmable timer 6 PWM output selection
11 Dill		D	W		CHSEL_D	0	Timer 7	Timer 6	PTM6-7 TOUT_D output selection
		n/	~~~		PTOUT_D	0	On	Off	PTM6-7 TOUT_D output control
	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (Key input interrupt 3 <p13>)</p13>
FFEBH	LINUS	LINUZ	LINUT	LINUU	EIK02	0	Enable	Mask	Interrupt mask register (Key input interrupt 2 <p12>)</p12>
		B/	W		EIK01	0	Enable	Mask	Interrupt mask register (Key input interrupt 1 <p11>)</p11>
			**		EIK00	0	Enable	Mask	Interrupt mask register (Key input interrupt 0 <p10>)</p10>
	EIK13	EIK12	EIK11	EIK10	EIK13	0	Enable	Mask	Interrupt mask register (Key input interrupt 7 <p43>)</p43>
FFECH	LIKIS			LIKIU	EIK12	0	Enable	Mask	Interrupt mask register (Key input interrupt 6 <p42>)</p42>
II LOII		B/	W		EIK11	0	Enable	Mask	Interrupt mask register (Key input interrupt 5 <p41>)</p41>
			**		EIK10	0	Enable	Mask	Interrupt mask register (Key input interrupt 4 <p40>)</p40>
	IK03	IK02	IK01	IK00	IK03	0	(R)	(R)	Interrupt factor flag (Key input interrupt 3 <p13>)</p13>
FFFBH	11000	1102		11000	IK02	0	Yes	No	Interrupt factor flag (Key input interrupt 2 <p12>)</p12>
111 811		R/	^		IK01	0	(W)	(W)	Interrupt factor flag (Key input interrupt 1 <p11>)</p11>
			••		IK00	0	Reset	Invalid	Interrupt factor flag (Key input interrupt 0 <p10>)</p10>
	IK13	IK12	IK11	IK10	IK13	0	(R)	(R)	Interrupt factor flag (Key input interrupt 7 <p43>)</p43>
FFFCH					IK12	0	Yes	No	Interrupt factor flag (Key input interrupt 6 <p42>)</p42>
	R/W			IK11	0	(W)	(W)	Interrupt factor flag (Key input interrupt 5 <p41>)</p41>	
n/₩			IK10	0	Reset	Invalid	Interrupt factor flag (Key input interrupt 4 <p40>)</p40>		
1 Initia	1 1	1					* 2	a .	atly "0" when being read

Table 4.5.8.1(e) Control bits of I/O ports

*1 Initial value at initial reset

*3 Constantly "0" when being read

*2 Not set in the circuit

(1) Selecting port functions

ESIF: Serial interface enable (P2 port function select) register (FF58H•D0)

Selects the function for P20–P23.

When "1" is written: Serial interface input/output port When "0" is written: I/O port Reading: Valid

When using the serial interface, write "1" to this register and when P20–P23 are used as I/O ports, write "0." The configuration of the terminals within P20–P23 that are used for the serial interface depends on master or slave mode set by the SMOD register (see Section 4.10). In slave mode, all the P20–P23 ports are set to the serial interface input/output port. In master mode, P20–P22 are set to the serial interface input/ output port. Furthermore, when the SOUT terminal is disabled (ESOUT = "0"), P21 can be used as an I/O port.

At initial reset, this register is set to "0."

ENCS: Serial interface enable (P23 port function select) register (FF5AH•D0)

Selects the function for P23.

When "1" is written: Serial interface input/output port (SRDY or \overline{SS}) When "0" is written: I/O port Reading: Valid

Set this register to "0" to use P23 as an I/O port if SRDY output or \overline{SS} input is not used in slave mode. At initial reset, this register is set to "0."

ERF1, ERF0: R/f conversion select register (FF60H•D1, D0)

Selects the function for P00–P03. When using the R/f converter, write "01B–11B" to this register and when P00–P03 are used as I/O ports, write "00B." Furthermore, when the RFOUT terminal is disabled (RFOUT = "0"), P03 can be used as an I/O port even if the R/f converter is used. At initial reset, this register is set to "0."

EDIR: Direct input function enable register (FF48H•D0)

Enables the direct input (RUN/LAP) function.

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

The direct input function of the stopwatch timer is enabled by writing "1" to EDIR, and the P10 and P11 ports are set for the RUN/STOP and LAP key input ports. When "0" is written to EDIR, the direct input function is disabled, and P10 and P11 can be used as I/O ports. At initial reset, this register is set to "0."

EVCNT_A: PTM0 counter mode select register (FF80H•D2) EVCNT_B: PTM2 counter mode select register (FF90H•D2) EVCNT_C: PTM4 counter mode select register (FFA0H•D2) EVCNT_D: PTM6 counter mode select register (FFB0H•D2) Selects a counter mode for programmable timer 0/2/4/6.

When "1" is written: Event counter mode When "0" is written: Timer mode Reading: Valid

When "1" is written to the EVCNT_A/B/C/D register, programmable timer 0/2/4/6 is placed into event counter mode. In this mode, P12/P41/P42/P43 is used as an external clock input port for the event counter. When "0" is written to EVCNT_A/B/C/D, P12/P41/P42/P43 can be used as an I/O port. At initial reset, these registers are set to "0."

(2) I/O port control

P00–P03: P0 I/O port data register (FF20H) P10–P13: P1 I/O port data register (FF24H) P20–P23: P2 I/O port data register (FF28H) P30–P33: P3 I/O port data register (FF2CH) P40–P43: P4 I/O port data register (FF30H) P50–P53: P5 I/O port data register (FF34H)

 $\rm I/O$ port data can be read and output data can be set through these registers.

• When writing data

When "1" is written: High level When "0" is written: Low level

When an I/O port is placed into output mode, the written data is output unchanged from the I/O port terminal. When "1" is written as port data, the port terminal goes high (VDD), and when "0" is written, the terminal goes low (VSS).

Port data can be written also in the input mode.

• When reading data

When "1" is read: High level When "0" is read: Low level

When the I/O port is placed into input mode, the voltage level being input to the port terminal can be read out. When the terminal voltage is high (VDD), the port data that can be read is "1," and when the terminal voltage is low (Vss) the read data is "0."

When the pull-down resistor option has been selected and the PULxx register is set to "1," the built-in pull-down resistor goes on during input mode, so that the I/O port terminal is pulled down.

When the I/O port is placed into output mode, the register value is read. Therefore, when using the data register of a port that is not used for signal input/output as a general-purpose register, set the port to output mode.

At initial reset, these registers are set to "1."

The data register of the port, which is set for an input/output of the serial interface or R/f converter or a special output, becomes a general-purpose register that does not affect the input/output status.

Note: When I/O ports set in input mode is changed from high to low by the pull-down resistor, the fall of the waveform is delayed on account of the time constant of the pull-down resistor and input gate capacitance. Hence, when fetching input data, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10 \times C \times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF R: pull-down resistance 375 k Ω (Max.)

```
IOC00–IOC03: P0 port I/O control register (FF21H)
IOC10-IOC13: P1 port I/O control register (FF25H)
IOC20-IOC23: P2 port I/O control register (FF29H)
IOC30–IOC33: P3 port I/O control register (FF2DH)
IOC40–IOC43: P4 port I/O control register (FF31H)
IOC50-IOC53: P5 port I/O control register (FF35H)
```

Sets the I/O ports to input or output mode.

When "1" is written: Output mode When "0" is written: Input mode Reading: Valid

The input/output mode of the I/O ports are set in 1-bit units.

Writing "1" to the I/O control register places the corresponding I/O port into output mode, and writing "0" sets input mode.

At initial reset, these registers are all set to "0," so the I/O ports are placed in input mode.

The I/O control register of the port, which is set for an input/output of the serial interface or R/f converter or a special output, becomes a general-purpose register that does not affect the input/output status.

```
PUL00–PUL03: P0 port pull-down control register (FF22H)
PUL10–PUL13: P1 port pull-down control register (FF26H)
PUL20–PUL23: P2 port pull-down control register (FF2AH)
PUL30–PUL33: P3 port pull-down control register (FF2EH)
PUL40–PUL43: P4 port pull-down control register (FF32H)
PUL50–PUL53: P5 port pull-down control register (FF36H)
Enables the pull-down during input mode.
```

```
When "1" is written: Pull-down On
When "0" is written: Pull-down Off
          Reading: Valid
```

These registers enable the built-in pull-down resistor to be effective during input mode in 1-bit units. (The pull-down resistor is included into the ports selected by mask option.)

By writing "1" to the pull-down control register, the corresponding I/O ports are pulled down during input mode, while writing "0" or output mode disables the pull-down function. At initial reset, these registers are all set to "1," so the pull-down function is enabled.

At initial reset, these registers are all set to 1, so the pull-down function is enabled.

The pull-down control register of the port in which the pull-down resistor is not included becomes a general-purpose register. The register of the port that is set as output for the serial interface, input/output for the R/f converter or a special output can also be used as a general-purpose register that does not affect the pull-down control.

The pull-down control register of the port that is set as input for the serial interface functions the same as the I/O port.

SMT00–SMT03: P0 port input interface level select register (FF23H) SMT10–SMT13: P1 port input interface level select register (FF27H) SMT20–SMT23: P2 port input interface level select register (FF2BH) SMT30–SMT33: P3 port input interface level select register (FF2FH) SMT40–SMT43: P4 port input interface level select register (FF33H) SMT50–SMT53: P5 port input interface level select register (FF37H) Selects an input interface level.

When "1" is written: CMOS Schmitt level When "0" is written: CMOS level Reading: Valid

These registers select the input interface level of the I/O ports in 1-bit units.

When "1" is written to SMTxx, the corresponding I/O port Pxx is configured with a CMOS Schmitt level input interface. When "0" is written, the port is configured with a CMOS level input interface. At initial reset, these registers are set to "1."

SIP00–SIP03: P1 port interrupt select register (FF3CH) SIP10–SIP13: P4 port interrupt select register (FF3EH)

Selects the ports used for the key input interrupt from P10–P13 and P40–P43.

When "1" is written: Interrupt enable When "0" is written: Interrupt disable Reading: Valid

By writing "1" to an interrupt select register (SIP00–SIP03, SIP10–SIP13), the corresponding I/O port (P10–P13, P40–P43) is enabled to generate interrupts. When "0" is written, the I/O port does not affect the interrupt generation.

Reactivating from SLEEP status can only be done by generation of a key input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt select register (SIPxx = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction. At initial reset, these registers are set to "0."

PCP00–PCP03: P1 port interrupt polarity select register (FF3DH) PCP10–PCP13: P4 port interrupt polarity select register (FF3FH)

Sets the interrupt conditions.

When "1" is written: Falling edge When "0" is written: Rising edge Reading: Valid

When "1" is written to an interrupt polarity select register (PCP00–PCP03, PCP10–PCP13), the corresponding I/O port (P10–P13, P40–P43) generates an interrupt at the falling edge of the input signal. When "0" is written, the I/O port generates an interrupt at the rising edge of the input signal. At initial reset, these registers are set to "1." NRSP01, NRSP00: Key input interrupt 0–3 noise reject frequency select register (FF11H•D1, D0) NRSP11, NRSP10: Key input interrupt 4–7 noise reject frequency select register (FF11H•D3, D2) Selects the noise reject frequency for the key input interrupts.

NRSP01 NRSP11	NRSP00 NRSP10	Noise reject frequency	Reject pulse width
1	1	fosc1 / 256 (128 Hz)	7.8 msec
1	0	fosc1 / 64 (512 Hz)	2.0 msec
0	1	fosc1 / 16 (2 kHz)	0.5 msec
0	0	OFF (bypassed)	-

Table 4.5.8.2 Setting up noise rejector

NRSP0x and NRSP1x are the noise reject frequency select registers that correspond to the key input interrupts 0–3 (P10–P13) and the key input interrupts 4–7 (P40–P43), respectively. At initial reset, these registers are set to "00B."

EIK00–EIK03: Key input interrupt 0–3 mask register (FFEBH) EIK10–EIK13: Key input interrupt 4–7 mask register (FFECH)

Enable/disable the key input interrupts.

When "1" is written: Enable When "0" is written: Mask Reading: Valid

EIK0x and EIK1x are the interrupt mask registers that correspond to the key input interrupts 0–3 (P10–P13) and the key input interrupts 4–7 (P40–P43), respectively.

Setting EIKxx to "1" enables the interrupt and setting EIKxx to "0" disables the interrupt.

The SLEEP cancellation signal will be generated even if this register is set to "0." However, enable the key input interrupt using the corresponding interrupt mask register before executing the SLP instruction to execute the key input interrupt handler routine after SLEEP status is released.

At initial reset, these registers are set to "0."

IK00–IK03: Key input interrupt 0–3 factor flag (FFFBH) IK10–IK13: Key input interrupt 4–7 factor flag (FFFCH)

These flags indicate the occurrence of key input interrupts.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags IK00–IK03 and IK10–IK13 are associated with the key input interrupts 0–3 (P10–P13) and the key input interrupts 4–7 (P40–P43), respectively. From the status of these flags, the software can decide whether an key input interrupt has occurred.

The interrupt factor flag is set to "1" when the interrupt condition is established regardless of the interrupt mask register setting. However, the interrupt does not occur to the CPU when the interrupt is masked. These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0."

(3) Special output control

FOUT0-FOUT3: FOUT frequency select register (FF10H)

Selects the frequency of the FOUT signal and controls the FOUT output.

	Tuble 4	.J.8.5 FUC	I CIOCK JIE	equency
FOUT3	FOUT2	FOUT1	FOUT0	FOUT frequency
1	1	1	1	fosc3
1	1	1	0	fosc3 / 2
1	1	0	1	fosc3 / 4
1	1	0	0	fosc3 / 8
1	0	1	1	fosc3 / 16
1	0	1	0	fosc3 / 32
1	0	0	1	fosc3 / 64
1	0	0	0	fosc3 / 256
0	1	1	1	fosci (32 kHz)
0	1	1	0	fosc1 / 2 (16 kHz)
0	1	0	1	fosci / 4 (8 kHz)
0	1	0	0	fosci / 16 (2 kHz)
0	0	1	1	fosc1 / 32 (1 kHz)
0	0	1	0	fosc1 / 64 (512 Hz)
0	0	0	1	fosci / 256 (128 Hz)
0	0	0	0	Off

fosc1: OSC1 oscillation frequency. () indicates the clock frequency when fosc1 = 32 kHz. fosc3: OSC3 oscillation frequency

Selecting an FOUT frequency (writing 1–15 to this register) outputs the FOUT signal from the P23 terminal. Set FOUT0–FOUT3 to "0" to use P23 as a general-purpose DC input/output port. At initial reset, these registers are set to "0."

BZE: Buzzer output control register (FF44H•D0)

Controls the buzzer signal output.

When "1" is written: Buzzer output On When "0" is written: Buzzer output Off Reading: Valid

When "1" is written to BZE, the BZ signal is output from the P03 terminal. When "0" is written, P03 is used as a general-purpose DC input/output port. At initial reset, this register is set to "0."

BZSHT: One-shot buzzer trigger/status (FF45H•D1)

Controls the one-shot buzzer output.

```
• When writing
```

When "1" is written: Trigger When "0" is written: No operation

Writing "1" into BZSHT causes the one-short output circuit to operate and a buzzer signal to be output from the P03 terminal. This output is automatically turned off after the time set by SHTPW has elapsed. The one-shot output is only valid when the normal buzzer output is off (BZE = "0") and will be invalid when the normal buzzer output is on (BZE = "1"). When a re-trigger is assigned during a one-shot output, the one-shot output time set with SHTPW is measured again from that point (time extension).

• When reading

When "1" is read: BUSY When "0" is read: READY

During reading BZSHT shows the operation status of the one-shot output circuit. During one-shot output, BZSHT becomes "1" and the output goes off, it shifts to "0."

At initial reset, this register is set to "0."

PTOUT_A: TOUT_A output control register (FF81H•D0) PTOUT_B: TOUT_B output control register (FF91H•D0) PTOUT_C: TOUT_C output control register (FFA1H•D0) PTOUT_D: TOUT_D output control register (FFB1H•D0) Controls the TOUT_A-TOUT_D outputs.

When "1" is written: TOUT output On When "0" is written: TOUT output Off Reading: Valid

By writing "1" to the PTOUT_A/B/C/D register, the TOUT_A/B/C/D signal is output from the P13/P31/P32/P33 terminal. When "0" is written, the corresponding terminal is used as a general-purpose DC input/output port.

At initial reset, these registers are set to "0."

4.5.9 Programming notes

(1) When an I/O ports in input mode is changed from high to low by the pull-down resistor, the fall of the waveform is delayed on account of the time constant of the pull-down resistor and input gate capacitance. Hence, when fetching input data, set an appropriate wait time.

Particular care needs to be taken of the key scan during key matrix configuration.

Make this waiting time the amount of time or more calculated by the following expression. $10\times C\times R$

C: terminal capacitance 5 pF + parasitic capacitance ? pF

- R: pull-down resistance 375 k Ω (Max.)
- (2) Be sure to turn the noise rejector off before executing the SLP instruction.
- (3) Reactivating from SLEEP status can only be done by generation of a key input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt select register (SIPxx = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction. Furthermore, enable the key input interrupt using the corresponding interrupt mask register (EIKxx = "1") before executing the SLP instruction to run key input interrupt handler routine after SLEEP status is released.
- (4) A hazard may occur when the TOUT_A-TOUT_D and FOUT signals are turned on and off.
- (5) When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output. Refer to Section 4.4, "Oscillation Circuit," for the control and notes.
- (6) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (7) Before the port function is configured, the circuit that uses the port (e.g. input interrupt, multiple key entry reset, serial interface, event counter input, direct RUN/LAP input for stopwatch) must be disabled.

4.6 LCD Driver

4.6.1 Configuration of LCD driver

The S1C6F632 has a built-in dot matrix LCD driver that can drive an LCD panel with a maximum of 1,536 dots (48 segments \times 32 commons). Figures 4.6.1.1 to 4.6.1.3 show the configuration of the LCD driver and the drive power supply.




Fig. 4.6.1.1 Configuration of LCD driver and drive power supply (VC2 reference, 1/5 bias)




Fig. 4.6.1.2 Configuration of LCD driver and drive power supply (VC2 reference, 1/4 bias)

*1 It is not necessary to connect capacitors (left the terminals open) when the power supply voltage booster is not used (VDD is 2.5 V or more).




Fig. 4.6.1.3 Configuration of LCD driver and drive power supply (VC1 reference, 1/4 bias)

4.6.2 Power supply for LCD driving

(1) Mask option

The S1C6F632 provides three options to configure the internal LCD power supply for generating the LCD drive voltages VC1–VC5.

TYPE 1VC2 reference, 1/5 biasVDD = 1.8 to 2.5 V (power supply voltage booster is used)VDD = 2.5 to 3.6 V (power supply voltage booster is not used)TYPE 2VC2 reference, 1/4 biasVDD = 1.8 to 2.5 V (power supply voltage booster is used)

VDD = 2.5 to 3.6 V (power supply voltage booster is not used) TYPE 3 VC1 reference, 1/4 bias

VDD = 1.8 to 3.6 V (power supply voltage booster is not used)

Standard mask option (Type B and Type E)

The standard mask option models Type B and E incorporate the TYPE 1 LCD power supply (fixed).

Standard mask option (Type G)

The standard mask option model Type G incorporates the TYPE 2 LCD power supply (fixed).

Custom mask option

The custom mask option model allows selection of the LCD power supply type. Select one from three types, TYPE 1 to TYPE 3, according to the supply voltage and the LCD panel characteristics.

The LCD drive voltages are generated by boosting/reducing the VC1 or VC2 reference voltage output from the voltage regulator.

Table 4.6.2.1 lists the VC1, VC2, VC3, VC4 and VC5 voltage values and boosting/reducing status. Note that the number of externally attached parts differs according to the selected bias (1/5 or 1/4). (See Figures 4.6.1.1 to 4.6.1.3.)

LCD drive voltage	TYPE 1	[V]	TYPE 2	[V]	TYPE 3	[V]
VC1	$V_{C2} \times 0.5$	1.10	Vc2 × 0.5	1.13	VC1 (reference)	1.13
VC2	VC2 (reference)	2.20	VC2 (reference)	2.25	$V_{C1} \times 2$	2.25
VC3	$V_{C2} \times 1.5$	3.30	= VC2	2.25	= VC2	2.25
VC4	$V_{C2} \times 2$	4.40	Vc2×1.5	3.38	Vc1 × 3	3.38
VC5	$V_{C2} \times 2.5$	5.50	$V_{C2} \times 2$	4.50	$V_{C1} \times 4$	4.50

Table 4.6.2.1 LCD drive voltage

Note: Each LCD drive voltage varies depending on the contrast adjustment register (LCx) setting.

(2) Controlling the LCD system voltage regulator

To start LCD display, turn the LCD system voltage regulator on using the LPWR register. When "1" is written to LPWR, the LCD system voltage regulator goes on and generates the LCD drive voltages listed in Table 4.6.2.1. At initial reset, LPWR is set to "0" (Off).

When LCD display is not necessary, turn the LCD system voltage regulator off to reduce power consumption.

To generate stable LCD drive voltages, the LCD system voltage regulator must be driven with a source voltage higher than the reference voltage VC2 or VC1. When a VC2 reference voltage option (TYPE 1 or TYPE 2) is selected, the LCD system voltage regulator can be driven with the VD2 voltage generated by the power supply voltage booster if the supply voltage VDD is less than 2.5 V. The VD2 voltage is generated by approximately doubling the VDD voltage. Use the VCSEL register to select VDD or VD2 to drive the LCD system voltage regulator. VDD is selected when VCSEL is "0" and VD2 is selected when VCSEL is "1." When using VD2, the power supply voltage booster must be turned on by writing "1" to the DBON register before switching to VD2.

When the VC1 reference voltage option (TYPE 3) is selected, this control is not required. In this case, VCSEL and DBON should be set to "0."

Furthermore, the LCD system voltage regulator uses the boost clock supplied from the clock manager for boosting/reducing the voltage. The clock supply is controlled by the VCCKS0–VCCKS1 register. Set VCCKS to "01B" before writing "1" to LPWR. When LCD display is not necessary, stop the clock supply by setting VCCKS to "00B" to reduce power consumption.

10010	Tuble 1.6.2.2 Controlling boost clock							
VCCKS1	VCCKS0	Boost clock control						
1	*	Prohibited						
0	1	On (2 kHz)						
0	0	Off						

Table 4.6.2.2 Controlling boost clock

Note: The oscillation circuit stops oscillating in SLEEP mode set by the SLP instruction of the CPU. Therefore, the power supply voltage booster cannot generate VD2 in SLEEP mode. Before executing the SLP instruction, configure the LCD system voltage regulator (VCSEL="0," DBON="0") so that it will be driven with VDD.

(3) Heavy load protection mode for LCD system voltage regulator

The LCD system voltage regulator has a heavy load protection function that can be activated with software to stabilize display on the LCD as much as possible (to minimize degradation in display quality) even if fluctuations in the supply voltage occur due to driving an external load. By writing "1" to the VCHLMOD register, the LCD system voltage regulator enters heavy load protection mode to stabilize the VC1 to VC5 outputs. Use the heavy load protection function if the LCD display has inconsistencies in density when a heavy load such as a lamp or buzzer is driven with a port output. At initial reset, VCHLMOD is set to "0" (Off).

Note: The heavy load protection mode increases current consumption compared with normal operation mode. Therefore, do not set heavy load protection mode unless it is necessary.

4.6.3 Controlling LCD display

(1) Selecting display mode

In addition to the LPWR register for turning the display on and off, the DSPC0–DSPC1 register is provided to select a display mode. There are four display modes available as shown in Table 4.6.3.1.

	Table 4.6.3.1 Di	splay mode
DSPC1	DSPC0	Display mode
1	1	All white mode
1	0	All black mode
0	1	Reverse mode
0	0	Normal mode

Normal mode:	The screen image written in the display RAM is output without being processed.
	(default)
Reverse mode:	The screen image written in the display RAM is output in reverse video. The
	contents in the display RAM are not modified.
All black mode:	Turns all the LCD pixels on (black when normal white LCD is used) in static
	drive. The contents in the display RAM are not modified.
All white mode:	Turns all the LCD pixels off (white when normal white LCD is used) in dynamic
	drive. The contents in the display RAM are not modified.

(2) Drive duty and frame frequency

The S1C6F632 supports three types of LCD drive duty settings, 1/32, 1/24 and 1/16, and can be switched using the LDUTY2–LDUTY0 register as shown in Table 4.6.3.2. Select an appropriate drive duty according to the LCD panel to be used.

The frame frequency is determined by the selected duty and the clock supplied from the clock manager. The clock to be supplied (8 Hz to 32 Hz) can be selected using the FLCKS0–FLCKS1 register. Selecting a low frame frequency can reduce current consumption.

Note: The frame frequency affects the display quality, therefore, it should be determined after the display quality is evaluated using the actual LCD panel.

LDUTY2	LDUTY1	TY1 LDUTY0	Duty	Frame frequency				Drive bias
LDUITZ	LDUITI			FLCKS = 11B	FLCKS = 10B	FLCKS = 01B	FLCKS = 00B	(mask option)
1	1	1	Prohibited	-	-	-	-	-
1	1	0	Prohibited	-	-	-	-	-
1	0	1	Prohibited	-	-	-	-	-
1	0	0	1/16	8 Hz	16 Hz	21.333 Hz	32 Hz	1/4 bias
0	1	1	1/24	5.333 Hz	10.666 Hz	14.22 Hz	21.333 Hz	1/5 bias
0	1	0	1/24	10.666 Hz	21.333 Hz	28.44 Hz	42.666 Hz	1/5 bias
0	0	1	Prohibited	-	-	-	-	-
0	0	0	1/32	8 Hz	16 Hz	21.333 Hz	32 Hz	1/5 bias

Table 4.6.3.2 Combination of frame frequency and duty

Table 4.6.3.3 shows the relationship of the drive duty setting, available SEG/COM terminals and the maximum number of pixels.

Table 4.6.3.3 Drive duty setting, SEG/COM terminals and the maximum number of pixels

Terminal Duty	SEG0-SEG47	COM31–COM24	COM23-COM16	COM15-COM0	Number of pixels
1/32	SEG0-SEG47	COM31–COM24	COM23-COM16	COM15-COM0	1,536
1/24	SEG0-SEG47	SEG48-SEG55	COM23-COM16	COM15-COM0	1,344
1/16	SEG0-SEG47	SEG48-SEG55	SEG56-SEG63	COM15-COM0	1,024

The respective drive waveforms are shown in Figures 4.6.3.1 to 4.6.3.3.




Fig. 4.6.3.1 Drive waveform for 1/32 duty (FLCKS = "00B")

COM0 -

1 -

2

3

4

5

6 -7 -

8

9

10

11 -

12

13

14

15

16 -

17

18

19

20

21

22

Н

НННН

H

SEG0 - 1 - 2 - 4

-




Fig. 4.6.3.2 Drive waveform for 1/24 duty (FLCKS = "00B")




Fig. 4.6.3.3 Drive waveform for 1/16 duty (FLCKS = "00B")

COM0 -

1 -

2

3

4

5 6

7 -

8

9 10

11

12

13

14

15 -

┥_┝┨╌┝┨╌┝┨

4.6.4 Display memory

The display memory is allocated to F000H–F37FH in the data memory area and the addresses and the data bits correspond to COM and SEG outputs as shown in Figures 4.6.4.1 to 4.6.4.3.




Fig. 4.6.4.1 Correspondence between display memory and LCD dot matrix (1/32 duty)

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver)




Fig. 4.6.4.2 Correspondence between display memory and LCD dot matrix (1/24 duty)

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver)




Fig. 4.6.4.3 Correspondence between display memory and LCD dot matrix (1/16 duty)

When a bit in the display memory is set to "1," the corresponding LCD pixel goes on, and when it is set to "0," the pixel goes off.

When 1/16 duty is selected, the display memory area can be used for two screen images. Select either F000H–F17FH or F200H–F37FH for the area to be displayed using the LPAGE register. This allows the software to switch the screen in an instant.

At initial reset, the data memory contents become undefined hence, there is need to initialize using the software. The display memory has read/write capability, and the addresses that have not been used for LCD display can be used as general purpose registers.

Note: When a program that access no memory implemented area (F080H–F0FFH, F180H–F1FFH, F280H–F2FFH, F380H–F3FFH) is made, the operation is not guaranteed.

4.6.5 LCD contrast adjustment

The LCD driver allows the software to adjust the LCD contrast.

It is realized by controlling the voltages VC1–VC5 output from the LCD system voltage regulator. The contrast can be adjusted to 16 levels using the LC3–LC0 register.

Table 4.0.3.1 LCD contrast						
No.	LC3	LC2	LC1	LC0	Contrast	
0	0	0	0	0	Light	
1	0	0	0	1	↑	
2	0	0	1	0		
3	0	0	1	1		
4	0	1	0	0		
5	0	1	0	1		
6	0	1	1	0		
7	0	1	1	1		
8	1	0	0	0		
9	1	0	0	1		
10	1	0	1	0		
11	1	0	1	1		
12	1	1	0	0		
13	1	1	0	1		
14	1	1	1	0	↓	
15	1	1	1	1	Dark	

Table 4.6.5.1 LCD contrast

At initial reset, the LC3–LC0 register is set to 0000B. The software should initialize the register to get the desired contrast.

4.6.6 I/O memory of LCD driver

Table 4.6.6.1 shows the I/O addresses and the control bits for the LCD driver. Figure 4.6.6.1 shows the display memory map.

Address		Reg	ister						Comment		
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment		
	VDSEL	VCSEL	HLON	DBON	VDSEL	0	1	0	General-purpose register		
FF02H	VDGLL	VUSEL	TILON	DBON	VCSEL	0	VD2	Vdd	Power source select for LCD voltage regulator		
110211		D/	W		HLON	0	1	0	General-purpose register		
			**		DBON	0	On	Off	Power voltage booster On/Off control		
		VDHLMOD	General		VCHLMOD	0	On	Off	Heavy load protection mode On/Off for LCD voltage regulator		
FF03H	VOLLWOD		General		VDHLMOD	0	On	Off	Heavy load protection mode On/Off for VD1 voltage regulator		
		B/	Ŵ		General	0	1	0	General-purpose register		
		10	**		LPWR	0	On	Off	LCD voltage regulator On/Off		
	FLCKSI	FLCKS0	VCCKSI	VCCKSO	FLCKS1	0			Frame [FLCKS1, 0] 0 1 2 3		
FF12H	LONGT	LONGO	100101	100100	FLCKS0	0			selection Frequency 32 Hz 24 Hz 16 Hz 8 Hz		
111211		B/	Ŵ		VCCKS1	0			VC boost [VCCKS1, 0] 0 1 2, 3		
		10	**		VCCKS0	0			☐ selection Frequency Off 2 kHz Prohibited		
					General	0	1	0	General-purpose register		
	General	LPAGE	DSPC1	DSPC0	LPAGE	0	F200-F37F	F000-F17F	Display memory area (when 1/16 duty is selected)		
FF50H				1					functions as a general-purpose register when 1/24 or 1/32 is selected		
		R/	w		DSPC1	0			LCD display [DSPC1, 0] 0 1 2 3		
					DSPC0	0			mode selection Display mode Normal Reverse All lit All off		
					General	0	1	0	General-purpose register		
	General	LDUTY2	LDUIYI	LDUIYO	LDUTY2	0			$\begin{bmatrix} LCD & [LDUTY2-0] & 0 & 1 & 2 \\ \hline \hline$		
FF51H					LDUTY1	0			drive duty 1/32 (32 Hz) Prohibited 1/24 (42 Hz)		
	R/W				•			[LDUTY2-0] 3 4 5-7			
					LDUTY0	0			Duty 1/24 (21 Hz) 1/16 (32 Hz) Prohibited		
	LC3	LC2	LC1	LC0	LC3	0			LCD contrast adjustment		
FF52H		-32			LC2	0			[LC3–0] 0 – 15		
		B/	w		LC1	0			Contrast Light – Dark		
R/W			LC0	0							

Table 4.6.6.1 Control bits of LCD driver

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (LCD Driver)

	1/32 duty		1/24 duty		1/16 duty	_
F000H : F05FH F060H F06FH	Display data area (COM0–COM7)	SEG0 : SEG47	Display data area (COM0–COM7)	SEG0 : : : SEG55	Display data area 0 (COM0–COM7)	SEG0
F070H F07FH	Unused area		Unused area			SEG63
F080H : F0FFH	Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)	
F100H : F15FH	Display data area (COM8–COM15)	SEG0 : SEG47	Display data area (COM8–COM15)	SEG0	Display data area 0	SEG0
F160H F16FH F170H F17FH	Unused area		Unused area	SEG55	(COM8–COM15)	SEG63
F180H : F1FFH	Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)	
F200H : F25FH	Display data area (COM16–COM23)	SEG0 : SEG47	Display data area (COM16–COM23)	SEG0	Display data area 1	SEG0
F260H F26FH F270H	Unused area		Unused area	: SEG55	(COM0–COM7)	:
F27FH F280H : F2FFH	Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)	SEG63
F300H : F35FH	Display data area (COM24–COM31)	SEG0 : SEG47		SEG0 :	Display data area 1	SEG0
F360H F36FH F370H F37FH	Unused area		Unused area	: SEG55	(COM8–COM15)	: : SEG63
F380H : F3FFH	Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)		Not implemented (prohibition of read/write)	

Fig. 4.6.6.1 Display memory map

DBON: Power supply voltage booster On/Off register (FF02H•D0)

Controls the power supply voltage booster.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to DBON, the power supply voltage booster activates and almost doubles the VDD voltage to generate the VD2 voltage. Turn the power supply voltage booster on when driving the LCD system voltage regulator with VD2 (VC2 reference, VDD = 1.8 to 2.5 V).

When "0" is written to DBON, the power supply voltage booster goes off. When driving the LCD system voltage regulator with VDD, turn the power supply voltage booster off to reduce current consumption. At initial reset, this register is set to "0."

VCSEL: LCD system voltage regulator power source select register (FF02H•D2)

Selects the power voltage for the LCD system voltage regulator.

When "1" is written: VD2 When "0" is written: VDD Reading: Valid

When "1" is written to VCSEL, the LCD system voltage regulator is driven with VD2 generated by the power supply voltage booster. Before this setting is made, it is necessary to write "1" to DBON to turn on the power supply voltage booster. Furthermore, do not switch the power voltage to VD2 for at least 1 msec after the power supply voltage booster is turned on to allow VD2 to stabilize. When "0" is written to VCSEL, the LCD system voltage regulator is driven with VDD. At initial reset, this register is set to "0."

LPWR: LCD system voltage regulator On/Off register (FF03H•D0)

Turns the LCD system voltage regulator on and off.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to LPWR, the LCD system voltage regulator goes on and generates the LCD drive voltages. When "0" is written, all the LCD drive voltages go to Vss level. It takes about 100 msec for the LCD drive voltages to stabilize after starting up the LCD system voltage

regulator by writing "1" to LPWR.

At initial reset, this register is set to "0."

VCHLMOD: LCD system voltage regulator heavy load protection On/Off register (FF03H•D3)

Enables heavy load protection function for the LCD system voltage regulator.

When "1" is written: On When "0" is written: Off Reading: Valid

By writing "1" to VCHLMOD, the LCD system voltage regulator enters heavy load protection mode to minimize degradation in display quality when fluctuations in the supply voltage occurs due to driving a heavy load. The heavy load protection function is effective when the OSC3 clock is used or the buzzer/FOUT signal is being output. However, heavy load protection mode increases current consumption compared with normal operation mode. Therefore, do not set heavy load protection mode unless it is necessary.

At initial reset, this register is set to "0."

VCCKS0, VCCKS1: VC boost frequency select register (FF12H•D0, D1)

Controls the boost clock supply to the LCD system voltage regulator.

Tuble 4.0.0.2 Controlling boost clock					
VCCKS1	VCCKS0	Boost clock control			
1	*	Prohibited			
0	1	On (2 kHz)			
0	0	Off			

Table 4.6.6.2	Controlling	hoost	clock
10010 7.0.0.2	Connoning	DOOSI	CIUCK

The LCD system voltage regulator uses the boost clock supplied from the clock manager for boosting/ reducing the voltage. Use this register to control the clock supply. Set VCCKS to "01B" before writing "1" to LPWR. When LCD display is not necessary, stop the clock supply by setting VCCKS to "00B" to reduce power consumption.

At initial reset, this register is set to "00B."

FLCKS0, FLCKS1: Frame frequency select register (FF12H•D2, D3)

Selects the frequency of the frame clock supplied from the clock manager.

Table 4.6.6.3 Selecting frame frequency						
FLCKS1	FLCKS0	Frame frequency				
1	1	8 Hz				
1	0	16 Hz				
0	1	24 Hz				
0	0	32 Hz				
	(When forget 20.7(9.11-)					

(When fosc1 = 32.768 Hz)

See Table 4.6.6.5 for the frame frequency when 1/24 duty is selected by the LDUTY0–LDUTY2 register. At initial reset, this register is set to "00B."

DSPC0, DSPC1: Display mode select register (FF50H•D0, D1)

Sets the display mode.

	Tuble 4.0.0.4 Display mode					
DSPC1	DSPC0	Display mode				
1	1	All white mode				
1	0	All black mode				
0	1	Reverse mode				
0	0	Normal mode				

Table 4.6.6.4 Display mode

In normal mode, the screen image written in the display RAM is output without being processed. In reverse mode, the screen image written in the display RAM is output in reverse video. All black mode turns all the LCD pixels on (black when normal white LCD is used) in static drive. All white mode turns all the LCD pixels off (white when normal white LCD is used) in dynamic drive. The contents in the display RAM are not modified by setting this register.

At initial reset, this register is set to "00B."

LPAGE: LCD display memory area select register (FF50H•D2)

Selects the display memory area at 1/16 duty drive.

When "1" is written: F200H-F37FH When "0" is written: F000H-F17FH Reading: Valid

By writing "1" to the LPAGE register, the data set in F200H–F37FH (the second half of the display memory) is displayed, and when "0" is written, the data set in F000H–F17FH (the first half of the display memory) is displayed.

This function is valid only when 1/16 duty is selected, and when 1/24 or 1/32 duty is selected, this register can be used as a general purpose register.

At initial reset, this register is set to "0."

LDUTY0–LDUTY2: LCD drive duty switching register (FF51H•D0–D2)

Selects the LCD drive duty.

LDUTY2	LDUTY1	LDUTY0	Duty	FLCKS = 11B	Frame fr FLCKS = 10B		FLCKS = 00B	Drive bias (mask option)
1	1	1	Prohibited	-	-	-	-	_
1	1	0	Prohibited	-	-	_	-	-
1	0	1	Prohibited	-	-	-	-	-
1	0	0	1/16	8 Hz	16 Hz	21.333 Hz	32 Hz	1/4 bias
0	1	1	1/24	5.333 Hz	10.666 Hz	14.22 Hz	21.333 Hz	1/5 bias
0	1	0	1/24	10.666 Hz	21.333 Hz	28.44 Hz	42.666 Hz	1/5 bias
0	0	1	Prohibited	-	-	_	-	-
0	0	0	1/32	8 Hz	16 Hz	21.333 Hz	32 Hz	1/5 bias

Table 4.6.6.5 Drive duty setting

At initial reset, this register is set to "000B."

LC3–LC0: LCD contrast adjustment register (FF52H)

Adjusts the LCD contrast.

No.	LC3	LC2	LC1	LC0	Contrast	
0	0	0	0	0	Light	
1	0	0	0	1		
2	0	0	1	0		
3	0	0	1	1		
4	0	1	0	0		
5	0	1	0	1		
6	0	1	1	0		
7	0	1	1	1		
8	1	0	0	0		
9	1	0	0	1		
10	1	0	1	0		
11	1	0	1	1		
12	1	1	0	0		
13	1	1	0	1		
14	1	1	1	0		
15	1	1	1	1	Dark	

Table 4.6.6.6 LCD contrast

Setting this register changes the VC1–VC5 LCD drive voltages. At initial reset, this register is set to "0000B."

4.6.7 Programming notes

- (1) When a program that access no memory implemented area (F080H–F0FFH, F180H–F1FFH, F280H–F2FFH, F380H–F3FFH) is made, the operation is not guaranteed.
- (2) When driving the LCD system voltage regulator with VD2, wait at least 1 msec for stabilization of the voltage before switching the power voltage for the LCD system voltage regulator to VD2 using VCSEL after the power supply voltage booster is turned on.

4.7 Clock Timer

4.7.1 Configuration of clock timer

The S1C6F632 has a built-in clock timer that uses OSC1 (crystal oscillator) as the source oscillator. The clock timer is configured of an 8-bit binary counter that serves as the input clock, fOSC1 divided clock output from the prescaler. Timer data (128–16 Hz and 8–1 Hz) can be read out by the software. Figure 4.7.1.1 is the block diagram for the clock timer.




Fig. 4.7.1.1 Block diagram for the clock timer

Ordinarily, this clock timer is used for all types of timing functions such as clocks.

4.7.2 Controlling clock manager

The clock manager generates the clock timer operating clock by dividing the OSC1 clock by 128. Before the clock timer can be run, write "1" to the RTCKE register to supply the operating clock to the clock timer.

Die	4.7.2.1 Control	ling clock limer operating	cioc
	RTCKE	Clock timer operating clock	
	1	fosc1 / 128 (256 Hz)	
	0	Off	

clock

If it is not necessary to run the clock timer, stop the clock supply by setting RTCKE to "0" to reduce current consumption.

4.7.3 Data reading and hold function

The 8 bits timer data are allocated to the address FF41H and FF42H.

<ff41h></ff41h>	D0: TM0 = 128 Hz	D1: TM1 = 64 Hz	D2: TM2 = 32 Hz	D3: TM3 = 16 Hz
<ff42h></ff42h>	D0: TM4 = 8 Hz	D1: TM5 = 4 Hz	D2: TM6 = 2 Hz	D3: TM7 = 1 Hz

Since two addresses are allocated for the clock timer data, a carry is generated from the low-order data (TM0–TM3: 128–16 Hz) to the high-order data (TM4–TM7: 8–1 Hz) during counting. If this carry is generated between readings of the low-order data and the high-order data, the combined data does not represent the correct value (if a carry occurs after the low-order data is read as FFH, the incremented (+1) value is read as the high-order data). To avoid this problem, the clock timer is designed to latch the highorder data at the time the low-order data is read. The latched high-order data will be maintained until the next reading of the low-order data.

Note: The latched value, not the current value, is always read as the high-order data. Therefore, be sure to read the low-order data first.

4.7.4 Interrupt function

The clock timer can generate an interrupt at the falling edge of 128 Hz, 64 Hz, 32 Hz, 16 Hz, 8 Hz, 4 Hz, 2 Hz and 1 Hz signals. Software can enable or mask any of these frequencies to generate interrupts. Figure 4.7.4.1 is the timing chart of the clock timer.

Address	Bit	Frequency	Clock timer timing chart
	D0	128 Hz	
	D1	64 Hz	
FF41H	D2	32 Hz	
	D3	16 Hz	
	D0	8 Hz	
FF42H	D1	4 Hz	
FF42H	D2	2 Hz	
	D3	1 Hz	
128	Hz inter	rupt request	
64 I	Hz inter	rupt request	<u></u> <u></u>
32	Hz inter	rupt request	
16	Hz inter	rupt request	↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑ ↑
8	Hz inter	rupt request	
4 Hz interrupt request		rupt request	
2 Hz interrupt request		rupt request	↑ ↑
11	Hz inter	rupt request	<u>↑</u>

Fig. 4.7.4.1 Timing chart of clock timer

As shown in Figure 4.7.4.1, an interrupt is generated at the falling edge of each frequency signal (128 Hz, 64 Hz, 32 Hz, 16 Hz, 8 Hz, 4 Hz, 2 Hz, 1 Hz). At this time, the corresponding interrupt factor flag (IT0, IT1, IT2, IT3, IT4, IT5, IT6, IT7) is set to "1." The interrupt mask registers (EIT0, EIT1, EIT2, EIT3, EIT4, EIT5, EIT6, EIT7) are used to enable or mask each interrupt factor. However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" at the falling edge of the corresponding signal.

4.7.5 I/O memory of clock timer

Table 4.7.5.1 shows the I/O addresses and the control bits for the clock timer.

Address		Reg	ister						Comment
Audress	D3	D2	D1	D0	Name	Init *1	1	0	Continient
	MOCKE	SCOKE	SWCKE	DTOKE	MDCKE	0	Enable	Disable	Integer multiplier clock enable
FF16H	WIDCKL	SOURL	SWORL	HIGKL	SGCKE	0	Enable	Disable	Sound generator clock enable
111011		R/	^		SWCKE	0	Enable	Disable	Stopwatch timer clock enable
		n/	~~~		RTCKE	0	Enable	Disable	Clock timer clock enable
	0	0	TMRST	TMRUN	0 *3	_ *2			Unused
FF40H		0	TIVINGT	TWINOIN	0 *3	- *2			Unused
114011	F	2	w	R/W	TMRST*3	Reset	Reset	Invalid	Clock timer reset (writing)
	'		**	10,00	TMRUN	0	Run	Stop	Clock timer Run/Stop
	ТМЗ	TM2	TM1	тмо	TM3	0			Clock timer data (16 Hz)
FF41H	TIVIS		I IVI I	TIVIO	TM2	0			Clock timer data (32 Hz)
114111		F	7		TM1	0			Clock timer data (64 Hz)
		r	י 		TM0	0			Clock timer data (128 Hz)
	TM7	TM6	TM5	TM4	TM7	0			Clock timer data (1 Hz)
FF42H	1 1017	TIVIO	TIVID	1 1014	TM6	0			Clock timer data (2 Hz)
117211		F	3		TM5	0			Clock timer data (4 Hz)
					TM4	0			Clock timer data (8 Hz)
	EIT3	EIT2	EIT1	EIT0	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 16 Hz)
FFEEH	2.110	2012	2	LIIU	EIT2	0	Enable	Mask	Interrupt mask register (Clock timer 32 Hz)
		R/	^		EIT1	0	Enable	Mask	Interrupt mask register (Clock timer 64 Hz)
		10	**		EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 128 Hz)
	EIT7	EIT6	EIT5	EIT4	EIT7	0	Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FFEFH	,	LIIU	LIIO	2	EIT6	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
		B/	w		EIT5	0	Enable	Mask	Interrupt mask register (Clock timer 4 Hz)
					EIT4	0	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
	IT3	IT2	IT1	ІТО	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 16 Hz)
FFFEH					IT2	0	Yes	No	Interrupt factor flag (Clock timer 32 Hz)
		R/	w		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 64 Hz)
L					IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 128 Hz)
	IT7	IT6	IT5	IT4	IT7	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFFFH					IT6	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
		R/	w		IT5	0	(W)	(W)	Interrupt factor flag (Clock timer 4 Hz)
		14	••		IT4	0	Reset	Invalid	Interrupt factor flag (Clock timer 8 Hz)

Table 4.7.5.1 Control bits of clock timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

RTCKE: Clock timer clock enable register (FF16H•D0)

Controls the operating clock supply to the clock timer.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to RTCKE, the clock timer operating clock is supplied from the clock manager. If it is not necessary to run the clock timer, stop the clock supply by setting RTCKE to "0" to reduce current consumption.

At initial reset, this register is set to "0."

TMRUN: Clock timer Run/Stop control register (FF40H•D0)

Controls run/stop of the clock timer.

When "1" is written: Run When "0" is written: Stop Reading: Valid

The clock timer starts running when "1" is written to the TMRUN register, and stops when "0" is written. In stop status, the timer data is maintained until the next run status or the timer is reset. Also, when stop status changes to run status, the data that is maintained can be used for resuming the count. At initial reset, this register is set to "0."

TMRST: Clock timer reset (FF40H•D1)

This bit resets the clock timer.

When "1" is written: Clock timer reset When "0" is written: No operation Reading: Always "0"

The clock timer is reset by writing "1" to TMRST. When the clock timer is reset in run status, counting restarts immediately. Also, in stop status the reset data is maintained. No operation results when "0" is written to TMRST.

This bit is write-only, and so is always "0" at reading.

TM0-TM7: Timer data (FF41H, FF42H)

The 128–1 Hz timer data of the clock timer can be read out with these registers. These eight bits are read only, and writing operations are invalid.

By reading the low-order data (FF41H), the high-order data (FF42H) is latched. The latched value, not the current value, is always read as the high-order data. Therefore, be sure to read the low-order data first. At initial reset, the timer data is initialized to "00H."

EIT0: 128 Hz interrupt mask register (FFEEH•D0)

EIT1: 64 Hz interrupt mask register (FFEEH•D1)

EIT2: 32 Hz interrupt mask register (FFEEH•D2)

EIT3: 16 Hz interrupt mask register (FFEEH•D3)

EIT4: 8 Hz interrupt mask register (FFEFH•D0)

EIT5: 4 Hz interrupt mask register (FFEFH•D1)

EIT6: 2 Hz interrupt mask register (FFEFH•D2)

EIT7: 1 Hz interrupt mask register (FFEFH•D3)

These registers are used to select whether to mask the clock timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers (EIT0, EIT1, EIT2, EIT3, EIT4, EIT5, EIT6, EIT7) are used to select whether to mask the interrupt to the separate frequencies (128 Hz, 64 Hz, 32 Hz, 16 Hz, 8 Hz, 4 Hz, 2 Hz, 1 Hz). At initial reset, these registers are set to "0."

- IT0: 128 Hz interrupt factor flag (FFFEH•D0)
- IT1: 64 Hz interrupt factor flag (FFFEH•D1)
- IT2: 32 Hz interrupt factor flag (FFFEH•D2)
- IT3: 16 Hz interrupt factor flag (FFFEH•D3)
- IT4: 8 Hz interrupt factor flag (FFFFH•D0) IT5: 4 Hz interrupt factor flag (FFFFH•D1)
- IT6: 2 Hz interrupt factor flag (FFFFH•D1)
- IT7: 1 Hz interrupt factor flag (FFFFH•D3)

These flags indicate the status of the clock timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

The interrupt factor flags (IT0, IT1, IT2, IT3, IT4, IT5, IT6, IT7) correspond to the clock timer interrupts of the respective frequencies (128 Hz, 64 Hz, 32 Hz, 16 Hz, 8 Hz, 4 Hz, 2 Hz, 1 Hz). The software can judge from these flags whether there is a clock timer interrupt. However, even if the interrupt is masked, the flags are set to "1" at the falling edge of the signal.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0."

4.7.6 Programming notes

- (1) Be sure to read timer data in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
- (2) The clock timer count clock does not synch with the CPU clock. Therefore, the correct value may not be obtained depending on the count data read and count-up timings. To avoid this problem, the clock timer count data should be read by one of the procedures shown below.
 - Read the count data twice and verify if there is any difference between them.
 - Temporarily stop the clock timer when the counter data is read to obtain proper data.
- (3) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (4) When resetting the clock timer (TMRST = "1"), do not start the clock timer (TMRUN = "1") simultaneously. If both control bits are set to "1," the clock timer may not reset properly.

4.8 Stopwatch Timer

4.8.1 Configuration of stopwatch timer

The S1C6F632 has a 1/1,000 sec stopwatch timer. The stopwatch timer is configured of a 3-stage, 4-bit BCD counter serving as the input clock of a 1,000 Hz signal output from the prescaler. Data can be read out four bits (1/1,000 sec, 1/100 sec and 1/10 sec) at a time by the software.

In addition it has a direct input function that controls the stopwatch timer RUN/STOP and LAP using the input ports P10 and P11.

Figure 4.8.1.1 is the block diagram of the stopwatch timer.




Fig. 4.8.1.1 Block diagram of stopwatch timer

The stopwatch timer can be used as a separate timer from the clock timer. In particular, digital watch stopwatch functions can be realized easily with software.

4.8.2 Controlling clock manager

The clock manager generates the stopwatch timer operating clock by dividing the OSC1 clock by 32. Before the stopwatch timer can be run, write "1" to the SWCKE register to supply the operating clock to the stopwatch timer.

Table 4.8.2.1 Controlling stopwatch timer operating clock

SWCKE	Stopwatch timer clock
1	fosc1 / 32 (1 kHz)
0	Off

If it is not necessary to run the stopwatch timer, stop the clock supply by setting SWCKE to "0" to reduce current consumption.

4.8.3 Counter and prescaler

The stopwatch timer is configured of four-bit BCD counters SWD0–3, SWD4–7 and SWD8–11. The counter SWD0–3, at the stage preceding the stopwatch timer, has a 1,000 Hz signal generated by the prescaler for the input clock. It counts up every 1/1,000 sec, and generates 100 Hz signal. The counter SWD4–7 has a 100 Hz signal generated by the counter SWD0–3 for the input clock. It count-up every 1/100 sec, and generated 10 Hz signal. The counter SWD8–11 has an approximated 10 Hz signal generated by the counter SWD8–11 has an approximated 10 Hz signal generated by the counter SWD4–7 for the input clock. It count-up every 1/10 sec, and generated 1 Hz signal. The prescaler inputs a 1,024 Hz clock dividing fOSC1 (output from the OSC1 oscillation circuit), and outputs 1,000 Hz counting clock for SWD0–3. To generate a 1,000 Hz clock from 1,024 Hz, 24 pulses from 1,024 pulses that are input to the prescaler every second are taken out.

When the counter becomes the value indicated below, one pulse (1,024 Hz) that is input immediately after to the prescaler will be pulled out.

<Counter value (msec) in which the pulse correction is performed>

39, 79, 139, 179, 219, 259, 299, 319, 359, 399, 439, 479, 539, 579, 619, 659, 699, 719, 759, 799, 839, 879, 939, 979

Figure 4.8.3.1 shows the operation of the prescaler.




Fig. 4.8.3.1 Timing of the prescaler operation

For the above reason, the counting clock is 1,024 Hz (0.9765625 msec) except during pulse correction. Consequently, frequency of the prescaler output clock (1,000 Hz), 100 Hz generated by SWD0–3 and 10 Hz generated by SWD4–7 are approximate values.

4.8.4 Capture buffer and hold function

The stopwatch data, 1/1,000 sec, 1/100 sec and 1/10 sec, can be read from SWD0–3 (FF4BH), SWD4–7 (FF4CH) and SWD8–11 (FF4DH), respectively. The counter data are latched in the capture buffer when reading, and are held until reading of three words is completed. For this reason, correct data can be read even when a carry from lower digits occurs during reading the three words. Further, three counter data are latched in the capture buffer at the same time when SWD0–3 (1/1,000 sec) is read. The data hold is released when SWD8–11 (1/10 sec) reading is completed. Therefore, data should be read in order of SWD0–3 \rightarrow SWD4–7 \rightarrow SWD8–11. If SWD4–7 or SWD8–11 is first read when data have not been held, the hold function does not work and data in the counter is directly read out. When data that has not been held is read in the stopwatch timer RUN status, you cannot judge whether it is correct or not.

The stopwatch timer has a LAP function using an external key input (explained later). The capture buffer is also used to hold LAP data. In this case, data is held until SWD8–11 is read. However, when a LAP input is performed before completing the reading, the content of the capture buffer is renewed at that point. Remaining data that have not been read become invalid by the renewal, and the hold status is not released if SWD8–11 is read. When SWD8–11 is read after the capture buffer is updated, the capture renewal flag CRNWF is set to "1" at that point. In this case, it is necessary to read from SWD0–3 again. The capture renewal flag is renewed by reading SWD8–11.

Figure 4.8.4.1 shows the timing for data holding and reading.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)




Fig. 4.8.4.1 Timing for data holding and reading

4.8.5 Stopwatch timer RUN/STOP and reset

RUN/STOP control and reset of the stopwatch timer can be done by the software.

Stopwatch timer RUN/STOP

The stopwatch timer enters the RUN status when "1" is written to SWRUN, and the STOP status when "0" is written. In the STOP status, the timer data is maintained until the next RUN status or resets timer. Also, when the STOP status changes to the RUN status, the data that was maintained can be used for resuming the count. The RUN/STOP operation of the stopwatch timer by writing to the SWRUN register is performed in synchronization with the falling edge of the 1,024 Hz same as the prescaler input clock. The SWRUN register can be read, and in this case it indicates the operating status of the stopwatch timer.

Figure 4.8.5.1 shows the operating timing when controlling the SWRUN register.

fosc1/32 (1,024 Hz)	ມ່ານນາ່ານນາ້ານນາ້າ
SWRUN writing	
SWRUN register	
Count clock	

Fig. 4.8.5.1 Operating timing when controlling SWRUN

When the direct input function (explained in next section) is set, RUN/STOP control is done by an external key input. In this case, SWRUN becomes read only register that indicates the operating status of the stopwatch timer.

Stopwatch timer reset

The stopwatch timer is reset when "1" is written to SWRST. With this, the counter value is cleared to "000." Since this resetting does not affect the capture buffer, data that has been held in the capture buffer is not cleared and is maintained as is. When the stopwatch timer is reset in the RUN status, counting restarts from count "000." Also, in the STOP status the reset data "000" is maintained until the next RUN.

4.8.6 Direct input function and key mask

The stopwatch timer has a direct input function that can control the RUN/STOP and LAP operation of the stopwatch timer by external key input. This function is set by writing "1" to the EDIR register. When EDIR is set to "0," only the software control is possible as explained in the previous section.

Input port configuration

In the direct input function, the input ports P10 and P11 are used as the RUN/STOP and LAP input ports. The key assignment can be selected using the SWDIR register.

Table 4.8.0.1 RUN/STOP and LAP input ports							
SWDIR	P10	P11					
0	RUN/STOP	LAP					
1	LAP	RUN/STOP					

Table 4.8.6.1 RUN/STOP and LAP input ports

Direct RUN

When the direct input function is selected, RUN/STOP operation of the stopwatch timer can be controlled by using the key connected to the input port P10/P11 (selected by SWDIR). P10/P11 works as a normal input port, but the input signal is sent to the stopwatch control circuit. The key input signal from the P10/P11 port works as a toggle switch. When it is input in STOP status, the stopwatch timer runs, and in RUN status, the stopwatch timer stops. RUN/STOP status of the stopwatch timer can be checked by reading the SWRUN register. An interrupt is generated by direct RUN input. The sampling for key input signal is performed at the falling edge of 1,024 Hz signal same as the SWRUN control. The chattering judgment is performed at the point where the key turns off, and a chattering less than 46.8–62.5 msec is removed. Therefore, more time is needed for an interval between RUN and STOP key inputs.

Figure 4.8.6.1 shows the operating timing for the direct RUN input.




Fig. 4.8.6.1 Operating timing for direct RUN input

Direct LAP

Control for the LAP can also be done by key input same as the direct RUN. When the direct input function is selected, the input port P11/P10 (selected by SWDIR) becomes the LAP key input port. Sampling for the input signal and the chattering judgment are the same as a direct RUN. By entering the LAP key, the counter data at that point is latched into the capture buffer and is held. The counter continues counting operation. Furthermore, an interrupt occurs by direct LAP input. As stated above, the capture buffer data is held until SWD8–11 is read. If the LAP key is input when data has been already held, it renews the content of the capture buffer. When SWD8–11 is read after renewing, the capture renewal flag is set to "1." In this case, the hold status is not released by reading SWD8–11, and it continues. Normally the LAP data should be read after the interrupt is generated. After that, be sure to check the capture renewal flag. When the capture renewal flag is set, renewed data is held in the capture buffer. So it is necessary to read from SWD0–3 again.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

The stopwatch timer sets the 1 Hz interrupt factor flag ISW1 to "1" when requiring a carry-up to 1-sec digit by an SWD8–11 overflow. If the capture buffer shifts into hold status (when SWD0–3 is read or when LAP is input) while the 1 Hz interrupt factor flag ISW1 is set to "1," the lap data carry-up request flag LCURF is set to "1" to indicate that a carry-up to 1-sec digit is required for the processing of LAP input. In normal software processing, LAP processing may take precedence over 1-sec or higher digits processing by a 1 Hz interrupt, therefore carry-up processing using this flag should be used for time display in the LAP processing to prevent the 1-sec digit data decreasing by 1 second. This flag is renewed when the capture buffer shifts into hold status.

Figure 4.8.6.2 shows the operating timing for the direct LAP input, and Figure 4.8.6.3 shows the timings for data holding and reading during a direct LAP input and reading.




Fig. 4.8.6.2 Operating timing for direct LAP input




Fig. 4.8.6.3 Timing for data holding and reading during direct LAP input

Key mask

In stopwatch applications, some functions may be controlled by a combination of keys including direct RUN or direct LAP. For instance, the RUN key can be used for other functions, such as reset and setting a watch, by pressing the RUN key with another key. In this case, the direct RUN function or direct LAP function must be invalid so that it does not function. For this purpose, the key mask function is set so that it judges concurrence of input keys and invalidates RUN and LAP functions. A combination of the key inputs for this judgment can be selected using the DKM0–DKM2 registers.

		,	
DKM2	DKM1	DKM0	Mask key combination
0	0	0	None (at initial reset)
0	0	1	P12
0	1	0	P12, P13
0	1	1	P12, P13, P40
1	0	0	P40
1	0	1	P40, P41
1	1	0	P40, P41, P42
1	1	1	P40, P41, P42, P43

Table 4.8.6.2 Key mask selection

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

RUN or LAP inputs become invalid in the following status.

- 1. The RUN or LAP key is pressed when one or more keys that are included in the selected combination (here in after referred to as mask) are held down.
- 2. The RUN or LAP key has been pressed when the mask is released.




Fig. 4.8.6.4 Operation of key mask

RUN or LAP inputs become valid in the following status.

- 1. Either the RUN or LAP key is pressed independently if no other key is been held down.
- 2. Both the RUN and LAP keys are pressed at the same time if no other key is held down. (RUN and LAP functions are effective.)
- 3. The RUN or LAP key is pressed if either is held down. (RUN and LAP functions are effective.)
- 4. Either the RUN or LAP key and the mask key are pressed at the same time if no other key is held down.
- 5. Both the RUN and LAP keys and the mask key are pressed at the same time if no other key is held down. (RUN and LAP functions are effective.)
- * Simultaneous key input is referred to as two or more key inputs are sampled at the same falling edge of 1,024 Hz clock.

4.8.7 Interrupt function

10 Hz and 1 Hz interrupts

The 10 Hz and 1 Hz interrupts can be generated through the overflow of stopwatch timers SWD4–7 and SWD8–11 respectively. Also, software can set whether to separately mask the frequencies described earlier.

Figure 4.8.7.1 is the timing chart for the counters.

Address	Register	Stopwatch timer (SWD0–3) timing chart			
	D0				
FF4BH	D1				
(1/1,000 sec BCD)	D2				
	D3				
Address	Register	Stopwatch timer (SWD4-7) timing chart			
	D0				
FF4CH	D1				
(1/100 sec BCD)	D2				
	D3				
10 Hz interrupt		「」			

Address	Register	Stopwatch timer (SWD8–11) timing chart
	D0	
FF4DH	D1	
(1/10 sec BCE	D) D2	
	D3	
1 Hz interrupt request		↑ ↑

Гг

Fig. 4.8.7.1 Timing chart for counters

As shown in Figure 4.8.7.1, the interrupts are generated by the overflow of their respective counters ("9" changing to "0"). Also, at this time the corresponding interrupt factor flag (ISW10, ISW1) is set to "1." The respective interrupts can be masked separately through the interrupt mask registers (EISW10, EISW1). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the overflow of their corresponding counters.

Direct RUN and direct LAP interrupts

When the direct input function is selected, the direct RUN and direct LAP interrupts can be generated. The respective interrupts occur at the rising edge of the internal signal for direct RUN and direct LAP after sampling the direct input signal in the falling edge of 1,024 Hz signal. Also, at this time the corresponding interrupt factor flag (IRUN, ILAP) is set to "1."

The respective interrupts can be masked separately through the interrupt mask registers (EIRUN, EILAP). However, regardless of the setting of the interrupt mask registers, the interrupt factor flags are set to "1" by the inputs of the RUN and LAP.

The direct RUN and LAP functions use the P10 and P11 ports. Therefore, the direct input interrupt and the P10–P13 inputs interrupt may generate at the same time depending on the interrupt condition setting for the input port P10–P13. Consequently, when using the direct input interrupt, set the interrupt select registers SIP10 and SIP11 to "0" so that the input interrupt does not generate by P10 and P11 inputs.




Fig. 4.8.7.2 Timing chart for stopwatch timer

4.8.8 I/O memory of stopwatch timer

Table 4.8.8.1 shows the I/O addresses and the control bits for the stopwatch timer.

Address D3 D2 D1 D0 Name Init *1 1 0 Comment FF16H MDCKE SGCKE SGCKE SGCKE NCKE NCKE SGCKE NCKE	Adduces		Reg	ister						0
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		MDCKE	SOCKE	SWCKE	BTCKE	MDCKE	0	Enable	Disable	Integer multiplier clock enable
	FE16H	WIDOKL	SUCIL	OWORL		1 1	0	Enable	Disable	5
$ \begin{array}{c c c c c c } \hline FF48H \\ \hline FF48H \\ \hline FF48H \\ \hline FF48H \\ \hline $			B	Ŵ			0	Enable	Disable	Stopwatch timer clock enable
$ \begin{array}{c c c c c c c } FF4H \\ \hline $						RTCKE	0	Enable	Disable	Clock timer clock enable
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $					-					Unused
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		0	0	SWDIR	EDIR	0 *3	_ *2			Unused
$ \begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	FF48H					SWDIR	0			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		F F	F	R	W					
FF49H 0 DKM2 0 DKM2 0 DKM2 0 DKM2 0 1 2 3 R R R/W DKM0 0 None P12 P12-13, P12-13								Enable	Disable	Direct input enable
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		0	DKM2	DKM1	ркмо	-				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	FF49H		5	Dram	Drano					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		в		R/W						selection [DKM2-0] 4 5 6 7
$FF4AH \begin{array}{ c c c c c c c c c c c c c c c c c c c$										☐ Key mask P40 P40-41 P40-42 P40-43
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		LCURF	CRNWF	SWRUN	SWRST		-			
$ \begin{array}{ c c c c c } \hline FF4BH & FW & W & SWRST*3 & Reset & Reset & Invalid & Stopwatch timer reset (writing) \\ \hline FF4BH & SWD3 & SWD2 & SWD1 & SWD0 & SWD2 & 0 & SWD2 & SWD0 & 0 & SWD2 & 0 & SWD0 & 0 & SWD2 & 0 & SWD2 & SWD2 & SWD2 & 0 & SWD2 & SWD2 & SWD2 & SWD2 & 0 & SWD2 & SWD2 & SWD2 & SWD2 & 0 & SWD2 & SWD2 & SWD2 & SWD2 & SWD2 & SWD2 & 0 & SWD2 & SW$	FF4AH		-			· ·				
FF4BH SWD3 SWD2 SWD1 SWD0 SWD3 0 Stopwatch timer data FF4BH R SWD7 SWD6 SWD5 SWD4 SWD7 Stopwatch timer data FF4CH SWD7 SWD6 SWD5 SWD4 SWD7 O Stopwatch timer data FF4CH SWD7 SWD6 SWD5 SWD4 SWD7 O FF4CH SWD7 SWD6 SWD5 SWD4 SWD7 O FF4CH FF4DH R SWD1 O SWD6 O Stopwatch timer data FF4DH SWD1 SWD9 SWD8 SWD1 O SWD9 Stopwatch timer data FF4DH FF4DH R SWD9 SWD9 O SWD9 SWD9 Stopwatch timer data FF4DH FF4DH FILAP EISW1 EISW1 O Enable Mask Interrupt mask register (Stopwatch direct RUN) FF4DH FILAP EISW1 O Enable Mask Interrupt mask		F F	F	R/W	w		-			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								Reset	Invalid	Stopwatch timer reset (writing)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		SWD3	SWD2	SWD1	SWD0					
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	FF4BH					-				-
FF4CH SWD7 SWD6 SWD5 SWD4 SWD7 0 Stopwatch timer data FF4CH R SWD1 SWD0 SWD9 SWD4 0 Stopwatch timer data FF4DH SWD11 SWD10 SWD9 SWD8 SWD11 0 Stopwatch timer data FF4DH SWD11 SWD10 SWD9 SWD8 SWD11 0 Stopwatch timer data FF4DH FFEDH R SWD10 SWD9 0 SWD10 0 Stopwatch timer data FFEDH EIRUN EILAP EISW10 EIRUN			F	3		-				BCD (1/1000 sec)
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				1			-			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		SWD7	SWD6	SWD5	SWD4	-				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	FF4CH									
FF4DH SWD11 SWD10 SWD9 SWD8 SWD11 0 Stopwatch timer data FF4DH R SWD9 0 SWD9 0 SWD9 0 Stopwatch timer data FFEDH R SWD9 0 SWD9 0 EIRUN EISW1 EISW10 EIRUN Interrupt mask register (Stopwatch direct LAP) Interrupt mask register (Stopwatch direct LAP) EIRUN EIRUN EIRUN EIRUN EIRUN EIRUN Interrupt mask register (Stopwatch direct RUN) Interrupt mask register (Stopwatch direct RUN) Interrupt mask register (Stopwatch direct RUN) Interrupt factor flag (Stopwatch direct RUN) <t< td=""><td></td><td></td><td>F</td><td>F</td><td></td><td></td><td></td><td></td><td></td><td>BCD (1/100 sec)</td></t<>			F	F						BCD (1/100 sec)
FF4DH SWD11 SWD9 SWD9 SWD9 SWD9 SWD9 SWD9 O FF4DH						-	-			
FF4DH Image: FF4DH SWD9 0 BCD (1/10 sec) FFEHH FFEHH EIRUN EIRUN EIRUN EIRUN EIRUN EIRUN EIRUN 0 Enable Mask Interrupt mask register (Stopwatch direct RUN) FFEDH FFFDH IRUN ILAP EISW1 EIRUN 0 Enable Mask Interrupt mask register (Stopwatch direct LAP) FFFDH IRUN ILAP ISW1 0 Enable Mask Interrupt mask register (Stopwatch direct RUN) FFFDH IRUN ILAP ISW1 0 (R) Interrupt mask register (Stopwatch direct RUN) IRUN ILAP ISW1 0 (R) (R) Interrupt mask register (Stopwatch direct RUN) FFFDH IRUN ILAP ISW1 0 (R) (R) Interrupt mask register (Stopwatch direct RUN) Interrupt factor flag (Stopwatch direct RUN) ILAP 0 Yes No Interrupt factor flag (Stopwatch direct LAP) ISW1 0 (W) (W) (W) Interrupt factor flag (Stopwatch direct LAP)		SWD11	SWD10	SWD9	SWD8					Channed at times date
FFEDH IRUN ILAP ISW1 ISW1 IRUN IRUN ILAP ISW1 IRUN	FF4DH									1
FFEDH EIRUN EILAP EISW1 EISW10 EIRUN 0 Enable Mask Interrupt mask register (Stopwatch direct RUN) Interrupt mask register (Stopwatch direct LAP) INTERRET EISW10 0 Enable Mask Interrupt mask register (Stopwatch direct LAP) Interrupt mask register (Stopwatch direct LAP) INTERRET EISW10 0 Enable Mask Interrupt mask register (Stopwatch direct LAP) INTERRET EISW10 0 Enable Mask Interrupt mask register (Stopwatch direct RUN) INTERRET ISW1 ISW10 IRUN 0 (R) Interrupt mask register (Stopwatch direct RUN) Interrupt mask register (Stopwatch direct RUN) INTERRET ISW1 0 (R) (R) Interrupt factor flag (Stopwatch direct LAP) INTERRET B/W ISW1 0 (W) (W) Interrupt factor flag (Stopwatch direct LAP) ISW1 0 (W) (W) (W)			F	R						BCD (1/10 sec)
EIRUN EILAP EISW1 EISW10 EILAP 0 Enable Mask Interrupt mask register (Stopwatch direct LAP) Interrupt mask register (Stopwatch direct LAP) INTERRET EISW10 0 Enable Mask Interrupt mask register (Stopwatch direct LAP) Interrupt mask register (Stopwatch direct LAP) ISW1 ISW10 0 Enable Mask Interrupt mask register (Stopwatch direct RUN) IRUN ILAP ISW10 0 (R) (R) Interrupt factor flag (Stopwatch direct LAP) ISW1 ISW10 0 (W) (W) (W) Interrupt factor flag (Stopwatch direct LAP) ISW1 ISW1 0 (W) (W) Interrupt factor flag (Stopwatch direct LAP)								Enable	Mack	Interrupt mode register (Stonwatch direct PUN)
FFEDH I reprint the second secon		EIRUN	EILAP	EISW1	EISW10					,
FFFDH IRUN ILAP ISW1 ISW10 0 Enable Mask Interrupt mask register (Stopwatch timer 10 Hz) IRUN ILAP ISW1 ISW10 IRUN 0 (R) (R) Interrupt factor flag (Stopwatch direct RUN) IRUN ILAP ISW10 ILAP 0 Yes No Interrupt factor flag (Stopwatch direct LAP) ISW1 0 (W) (W) (W) Interrupt factor flag (Stopwatch timer 1 Hz)	FFEDH		1	1	1					,
IRUN ILAP ISW1 IRUN 0 (R) (R) Interrupt factor flag (Stopwatch direct RUN) FFFDH IRUN ILAP 0 Yes No Interrupt factor flag (Stopwatch direct RUN) B/W ISW1 0 (W) (W) Interrupt factor flag (Stopwatch direct RUN)			R/	/W						1 0 1 /
FFFDH ILAP ISW1 ISW10 ILAP 0 Yes No Interrupt factor flag (Stopwatch direct LAP) B/W ISW1 0 (W) (W) Interrupt factor flag (Stopwatch direct LAP)							-			
B/W ISW1 0 (W) Interrupt factor flag (Stopwatch timer 1 Hz)		IRUN	ILAP	ISW1	ISW10		-		· · /	
R/W I I I I I I I I I I I I I I I I I I I	FFFDH		1	1	1					
I ISWIU I U I Reset I Invalue Intertude factor flag (Stopwarch timer 10 Hz)			R/	W		ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)

Table 4.8.8.1 Control bits of stopwatch timer

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

SWCKE: Stopwatch timer clock enable register (FF16H•D1)

Controls the operating clock supply to the stopwatch timer.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to SWCKE, the stopwatch timer operating clock is supplied from the clock manager. If it is not necessary to run the stopwatch timer, stop the clock supply by setting SWCKE to "0" to reduce current consumption.

At initial reset, this register is set to "0."

EDIR: Direct input function enable register (FF48H•D0)

Enables the direct input (RUN/LAP) function.

When "1" is written: Enabled When "0" is written: Disabled Reading: Valid

The direct input function is enabled by writing "1" to EDIR, and then RUN/STOP and LAP control can be done by external key input. When "0" is written, the direct input function is disabled, and the stopwatch timer is controlled by the software only.

Further the function switching is actually done by synchronizing with the falling edge of fOSC1/32 (1,024 Hz) after the data is written to this register (after 977 µsec maximum).

At initial reset, this register is set to "0."

SWDIR: Direct input switch register (FF48H•D1)

Switches the direct-input key assignment for the P10 and P11 ports.

When "1" is written: P10 = LAP, P11 = RUN/STOP When "0" is written: P10 = RUN/STOP, P11 = LAP Reading: Valid

The direct-input key assignment is selected using this register. The P10 and P11 port statuses are input to the stopwatch timer as the RUN/STOP and LAP inputs according to this selection. At initial reset, this register is set to "0."

DKM0–DKM2: Direct key mask select register (FF49H•D0–D2)

Selects a combination of the key inputs for concurrence judgment with RUN and LAP inputs when the direct input function is set.

DKM2	DKM1	DKM0	Mask key combination
0	0	0	None (at initial reset)
0	0	1	P12
0	1	0	P12, P13
0	1	1	P12, P13, P40
1	0	0	P40
1	0	1	P40, P41
1	1	0	P40, P41, P42
1	1	1	P40, P41, P42, P43

Table 4.8.8.2 Key mask selection

When the concurrence is detected, RUN and LAP inputs cannot be accepted until the concurrence is released.

At initial reset, this register is set to "0."

SWRST: Stopwatch timer reset (FF4AH•D0)

This bit resets the stopwatch timer.

When "1" is written: Stopwatch timer reset When "0" is written: No operation Reading: Always "0"

The stopwatch timer is reset when "1" is written to SWRST. When the stopwatch timer is reset in the RUN status, operation restarts immediately. Also, in the STOP status the reset data is maintained.

Since this reset does not affect the capture buffer, the capture buffer data in hold status is not cleared and is maintained.

This bit is write-only, and is always "0" at reading.

SWRUN: Stopwatch timer RUN/STOP (FF4AH•D1)

This register controls the RUN/STOP of the stopwatch timer, and the operating status can be monitored by reading this register.

• When writing data

When "1" is written: RUN When "0" is written: STOP

The stopwatch timer enters the RUN status when "1" is written to SWRUN, and the STOP status when "0" is written. In the STOP status, the timer data is maintained until the next RUN status or resets timer. Also, when the STOP status changes to the RUN status, the data that was maintained can be used for resuming the count. RUN/STOP control with this register is valid only when the direct input function is set to disable. When the direct input function is set, it becomes invalid.

• When reading data

When "1" is read: RUN When "0" is read: STOP

Reading is always valid regardless of the direct input function setting. "1" is read when the stopwatch timer is in the RUN status, and "0" is read in the STOP status. At initial reset, this register is set to "0."

CRNWF: Capture renewal flag (FF4AH•D2)

This flag indicates that the content of the capture buffer has been renewed.

When "1" is read: Renewed When "0" is read: Not renewed Writing: Invalid

The content of the capture buffer is renewed if the LAP key is input when the data held into the capture buffer has not yet been read. Reading SWD8–11 in that status sets this flag to "1," and the hold status is maintained. Consequently, when data that is held by a LAP input is read, read this flag after reading the SWD8–11 and check whether the data has been renewed or not.

This flag is renewed when SWD8–11 is read.

At initial reset, this flag is set to "0."

LCURF: Lap data carry-up request flag (FF4AH•D3)

This flag indicates a carry that has been generated to 1 sec-digit when the data is held. Note that this flag is invalid when the direct input function is disabled.

When "1" is read: Carry is required When "0" is read: Carry is not required Writing: Invalid

If the capture buffer shifts into hold status while the 1 Hz interrupt factor flag ISW1 is set to "1," LCURF is set to "1" to indicate that a carry-up to 1-sec digit is required. When performing a processing such as a LAP input preceding with 1 Hz interrupt processing, read this flag before processing and check whether carry-up is needed or not.

This flag is renewed (set/reset) every time the capture buffer shifts into hold status. At initial reset, this flag is set to "0."

SWD0-SWD3: Stopwatch timer data 1/1,000 sec (FF4BH)

Data (BCD) of the 1/1,000 sec column of the capture buffer can be read out.

The hold function of the capture buffer works by reading this data.

These 4 bits are read-only, and cannot be used for writing operations.

At initial reset, the timer data is set to "0."

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Stopwatch Timer)

SWD4–SWD7: Stopwatch timer data 1/100 sec (FF4CH)

Data (BCD) of the 1/100 sec column of the capture buffer can be read out. These 4 bits are read-only, and cannot be used for writing operations.

At initial reset, the timer data is set to "0."

SWD8–SWD11: Stopwatch timer data 1/10 sec (FF4DH)

Data (BCD) of the 1/10 sec column of the capture buffer can be read out. These 4 bits are read-only, and cannot be used for writing operations.

At initial reset, the timer data is set to "0."

Note: Be sure to data reading in the order of SWD0–3 \rightarrow SWD4–7 \rightarrow SWD8–11.

EIRUN, EILAP, EISW1, EISW10: Interrupt mask registers (FFEDH)

These registers are used to select whether to mask the stopwatch timer interrupt.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

The interrupt mask registers EIRUN, EILAP, EISW1 and EISW10 are used to separately select whether to mask the direct RUN, direct LAP, 1 Hz and 10 Hz interrupts. At initial reset, these registers are set to "0."

IRUN, ILAP, ISW1, ISW10: Interrupt factor flags (FFFDH)

These flags indicate the status of the stopwatch timer interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred When "1" is written: Flag is reset

When "0" is written: Invalid

The interrupt factor flags IRUN, ILAP, ISW1 and ISW10 correspond to the direct RUN, direct LAP, 1 Hz and 10 Hz interrupts respectively. The software can judge from these flags whether there is a stopwatch timer interrupt. However, even if the interrupt is masked, the flags are set to "1" when the timing condition is established.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, these flags are set to "0."

4.8.9 Programming notes

- (1) The interrupt factor flag should be reset after resetting the stopwatch timer.
- (2) Be sure to data reading in the order of SWD0–3 \rightarrow SWD4–7 \rightarrow SWD8–11.
- (3) When data that is held by a LAP input is read, read the capture buffer renewal flag CRNWF after reading the SWD8–11 and check whether the data has been renewed or not.
- (4) When performing a processing such as a LAP input preceding with 1 Hz interrupt processing, read the LAP data carry-up request flag LCURF before processing and check whether carry-up is needed or not.
- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.9 Programmable Timer

4.9.1 Configuration of programmable timer

The S1C6F632 has built-in four (Ch.A–Ch.D) units of 8 bits \times 2-channel programmable timers. Each unit may be configured to 8-bit timer \times 2 channels or 16-bit timer \times 1 channel with software.

Ch.A: Timer 0 and Timer 1 (8 bits × 2 channels) or Timer 0 + 1 (16 bits x 1 channel)

Ch.B: Timer 2 and Timer 3 (8 bits \times 2 channels) or Timer 2 + 3 (16 bits \times 1 channel)

Ch.C: Timer 4 and Timer 5 (8 bits \times 2 channels) or Timer 4 + 5 (16 bits \times 1 channel)

Ch.D: Timer 6 and Timer 7 (8 bits \times 2 channels) or Timer 6 + 7 (16 bits \times 1 channel)

Figures 4.9.1.1 to 4.9.1.4 show the configuration of the programmable timers.

Each timer has an 8-bit down counter and an 8-bit reload data register. The down counter counts the internal clock of which the frequency can be selected with software. Furthermore, Timers 0, 2, 4, 6 also have an event counter function to count the clock input from the P12, P41, P42 and P43 terminals. When the down counter underflows during counting with the specified clock, the timer outputs the underflow and interrupt signals and resets the counter to its initial value. The reload data register is used to set that initial value.

The underflow signal of Timer 1 is used as the source clock of the R/f converter and serial interface, this makes it possible to program a flexible R/f converter count clock and the transfer rate of the serial interface.

Each timer has an 8-bit compare data register in addition to the above registers. This register is used to store data to be compared with the contents of the down counter. When the timer is set to PWM mode, the timer outputs the compare match signal if the contents between the down counter and the compare data register are matched, and an interrupt occurs at the same time. Also the compare match signal is used with the underflow signal to generate a PWM waveform.

The signal generated by the programmable timer can be output from the P13, P31, P32 or P33 port terminal.




Fig. 4.9.1.1 Configuration of programmable timer Ch.A (Timers 0 and 1)

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer)




Fig. 4.9.1.3 Configuration of programmable timer Ch.C (Timers 4 and 5)

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Programmable Timer)




Fig. 4.9.1.4 *Configuration of programmable timer Ch.D (Timers* 6 *and* 7)

Notes: • All four timer units (Ch.A–Ch.D) have the same functions and structure except the register names, I/O ports used and their signal names. To simplify the explanations, the subsequent sections are described using Ch.A (Timers 0 and 1). The register and signal names have a timer number (0 to 7) or unit (Ch.) name (A to D). They are described using the names for Ch.A (Timers 0 and 1) or "x" (= timer number 0 to 7) except when a specific description is required. Description for Ch.A is applied to Ch.B to Ch.D.

Examples:

 $Ch.A \rightarrow Can$ be replaced with Ch.B, Ch.C and Ch.D

EVCNT_A register \rightarrow Can be replaced with EVCNT_B, EVCNT_C and EVCNT_D registers TOUT_A \rightarrow Can be replaced with TOUT_B, TOUT_C and TOUT_D

Descriptions for Timer 0, Timer 1, and Timer x are applied to other timers Examples:

Timer $0 \rightarrow$ Can be replaced with Timer 2, Timer 4 and Timer 6 Timer 1 \rightarrow Can be replaced with Timer 3, Timer 5 and Timer 7

Timer $x \rightarrow Can$ be replaced with Timer 0 to Timer 7

PTRUNx register \rightarrow Can be replaced with PTRUN0 to PTRUN7 registers

• If the TOUT_A-TOUT_D terminals are used to drive an external component that consumes a large amount of current such as a bipolar transistor, design the pattern of traces on the printed circuit board so that the operation of the external component does not affect the IC power supply. Refer to <Output Terminals> in Section 6.3, "Precautions on Mounting," for more information.

4.9.2 Controlling clock manager

The clock manager generates the down-count clock for each timer by dividing the OSC1 or OSC3 clock. Table 4.9.2.1 lists the 15 count clocks that can be generated by the clock manager, and the clock to be used for each timer can be selected using the count clock frequency select register PTPSx0–PTPSx3. At initial reset, the PTPSx register is set to "0H" and the clock supply from the clock manager to the programmable timer is disabled. Before the timer can be run, select a clock to enable the clock supply.

PTPSx3	PTPSx2	PTPSx1	PTPSx0	Timer o	clock
1	1	1	1	fosc3	
1	1	1	0	fosc3 / 2	
1	1	0	1	fosc3 / 4	
1	1	0	0	fosc3 / 8	
1	0	1	1	fosc3 / 16	
1	0	1	0	fosc3 / 32	
1	0	0	1	fosc3 / 64	
1	0	0	0	fosc3 / 256	
0	1	1	1	fosc1	(32 kHz)
0	1	1	0	fosc1 / 2	(16 kHz)
0	1	0	1	fosc1 / 4	(8 kHz)
0	1	0	0	fosc1 / 16	(2 kHz)
0	0	1	1	fosc1 / 32	(1 kHz)
0	0	1	0	fosc1 / 64	(512 Hz)
0	0	0	1	fosc1 / 256	(128 Hz)
0	0	0	0	OFF	

Table 4.9.2.1 Selecting count clock frequency

fosc1: OSC1 oscillation frequency. () indicates the frequency when fosc1 = 32 kHz. fosc3: OSC3 oscillation frequency

Stop the clock supply to the timers shown below by setting PTPSx to "0H" to reduce current consumption.

- Unused timer
- Timer used as an event counter that inputs an external clock
- Upper 8-bit timer (Timer 1/3/5/7) when the timer unit is used as a 16-bit $\times 1$ channel configuration.

4.9.3 Basic count operation

This section explains the basic count operation when each timer is used as an individual 8-bit timer.

Each timer has an 8-bit down counter and an 8-bit reload data register.

The reload data register RLDx0–RLDx7 is used to set the initial value to the down counter.

By writing "1" to the timer reset bit PTRSTx, the down counter loads the initial value set in the reload register. Therefore, down-counting is executed from the stored initial value by the input clock.

The PTRUNx register is provided to control the RUN/STOP for each timer. By writing "1" to this register after presetting the reload data to the down counter, the down counter starts counting down. Writing "0" stops the input count clock and the down counter stops counting. This control (RUN/STOP) does not affect the counter data. The counter maintains its data while stopped, and can restart counting continuing from that data.

The counter data can be read via the data buffer PTDx0–PTDx7 in optional timing. However, the counter has the data hold function the same as the clock timer, that holds the high-order data (PTDx4–PTDx7) when the low-order data (PTDx0–PTDx3) is read in order to prevent the borrowing operation between low- and high-order reading, therefore be sure to read the low-order data first.

The counter reloads the initial value set in the reload data register when an underflow occurs through the count down. It continues counting down from the initial value after reloading.

In addition to reloading the counter, this underflow signal controls the interrupt generation and pulse (TOUT_A signal) output. The underflow signal of Timer 1 (Ch.A) is also used to generate the clock to be supplied to the serial interface and R/f converter.




Fig. 4.9.3.1 Basic operation timing of down counter

4.9.4 Event counter mode (Timers 0, 2, 4 and 6)

Timer 0 has an event counter function that counts an external clock input to an I/O port. Table 4.9.4.1 lists the timers and their clock input ports.

Tuble 4.9.4.1 Event counter clock input port							
Timer	External clock name	Input terminal	Control register				
Timer 0 (Ch.A)	EVIN_A	P12	EVCNT_A				
Timer 2 (Ch.B)	EVIN_B	P41	EVCNT_B				
Timer 4 (Ch.C)	EVIN_C	P42	EVCNT_C				
Timer 6 (Ch.D)	EVIN_D	P43	EVCNT_D				

Table 4.9.4.1 Event counter clock input port

This function is selected by writing "1" to the counter mode select register EVCNT_A. This sets the corresponding I/O port to input mode and enables the port to send the input signal to Timer 0 as the count clock. At initial reset, EVCNT_A is set to "0" and Timer 0 is configured as a normal timer that counts the internal clock.

In the event counter mode, the clock is supplied to Timer 0 from outside the IC, therefore, the settings of the count clock frequency select register PTPS0 becomes invalid.

Count down timing can be selected from either the falling or rising edge of the input clock using the pulse polarity select register PLPUL_A. When "0" is written to the PLPUL_A register, the falling edge is selected, and when "1" is written, the rising edge is selected. The count down timing is shown in Figure 4.9.4.1.




Fig. 4.9.4.1 Timing chart in event counter mode

The event counter mode also allows use of a noise reject function to eliminate noise such as chattering on the external clock (EVIN_A). This function is selected by writing "1" to the timer function select register FCSEL_A.

When the noise rejector is enabled, an input pulse width for both low and high levels must be 0.98 msec* or more to count reliably. The noise rejector allows the counter to input the clock at the second falling edge of the internal 2,048 Hz* signal after changing the input level of the EVIN_A input terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec* or less.

(*: when fOSC1 = 32.768 kHz)

Figure 4.9.4.2 shows the count down timing with noise rejector.




Fig. 4.9.4.2 Count down timing with noise rejector


The operation of the event counter mode is the same as the normal timer except it uses the EVIN_A input as the clock. Refer to Section 4.9.3, "Basic count operation" for basic operation and control.

4.9.5 PWM mode (Timers 0-7)

Each timer can generate a PWM waveform. When using this function, write "1" to the PTSELx register to set the timer to PWM mode.

The compare data register CDx0–CDx7 is provided for each timer to control the PWM waveform. In PWM mode, the timer compares data between the down counter and the compare data register and outputs the compare match signal if their contents are matched. At the same time a compare match interrupt occurs. Furthermore, the timer output signal rises with the underflow signal and falls with the compare match signal. As shown in Figure 4.9.5.1, the cycle and duty ratio of the output signal can be controlled using the reload data register and the compare data register, respectively, to generate a PWM signal. Note, however, the following condition must be met: RLD (reload data) > CD (compare data) and CD \neq 0. If RLD \leq CD, the output signal is fixed at "1" after the first underflow occurs and does not fall to "0."

The generated PWM signal can be output from an I/O port (P12, P41, P42 or P43) terminal (see Section 4.9.8).



4.9.6 16-bit timer mode (Timer 0 + 1, Timer 2 + 3, Timer 4 + 5, Timer 6 + 7)

Timers 0 and 1, Timers 2 and 3, Timers 4 and 5, and Timers 6 and 7 combinations can be used as 16-bit timers.

To use Timers 0 and 1 as a 16-bit timer, write "1" to the Timer 0 16-bit mode select register MOD16_A. The 16-bit timer is configured with Timer 0 for low-order byte and Timer 1 for high-order byte as shown in Figure 4.9.6.1.




Fig. 4.9.6.1 Configuration of 16-bit timer (Timer 0 + 1)

In 16-bit timer mode, the Timer 0 register settings are effective for timer RUN/STOP control and count clock frequency selection. The event counter function can also be used. Timer 1 uses the Timer 0 underflow signal as the count clock, therefore, the Timer 1 RUN/STOP control and count clock frequency select registers become invalid. However, the PWM output function must be controlled using the Timer 1 control register. Timer 1 output signal is automatically selected for the TOUT_A output (the TOUT_A output select register is ineffective). The reload data must be preset to Timer 0 and Timer 1 separately using each PTRSTx register.

The counter data of a 16-bit timer must be read from the low-order 4 bits. In 16-bit timer mode, the highorder data (PTD04–PTD17) is latched by reading the low-order 4 bits (PTD00–PTD03). The counter keeps counting. However, the latched high-order data is maintained until the next reading of low-order data. Therefore, after the low-order 4-bit data (PTD00–PTD03) is read, the high-order data (PTD04–PTD17) can be read regardless of the order for reading. If data other than the low-order 4 bits (PTD00–PTD03) is read first, the hold function is not activated. In this case, the correct counter data cannot be read.

The description above is applied when Timers 2 and 3, Timers 4 and 5 or Timers 6 and 7 are used as a 16bit timer.

4.9.7 Interrupt function

The programmable timer can generate interrupts from the underflow and compare match signals of each timer. See Figures 4.9.3.1 and 4.9.5.1 for the interrupt timing.

Note: The compare match interrupt can be generated only when the timer is set to PWM mode.

The underflow and compare match signals set the corresponding interrupt factor flag IPTx and ICTCx to "1," and an interrupt is generated. The interrupt can also be masked by setting the corresponding interrupt mask registers EIPTx and ECTCx. However, the interrupt factor flag is set to "1" by an underflow/ compare match of the corresponding timer regardless of the interrupt mask register setting.

When Timers 0 and 1 are used as a 16-bit timer, an interrupt is generated by an underflow of Timer 1. In this case, IPT0 is not set to "1" by a Timer 0 underflow. The compare match interrupt uses ICTC1 of Timer 1. The same applies when other timers are used as a 16-bit timer.

4.9.8 Control of TOUT output

The programmable timer Ch.A (Timers 0 and 1) can generate the TOUT_A signal from the timer underflow and compare match signals. The TOUT_A signal is generated by dividing the underflow signal by 2 in normal mode. In PWM mode, the PWM signal generated as described above is output as the TOUT_A signal.

Output clock name	Output clock name Output terminal		Output select register	Output timer					
TOUT_A	P13	PTOUT_A	CHSEL_A="0"	Timer 0					
			CHSEL_A="1"	Timer 1					
TOUT_B	P31	PTOUT_B	CHSEL_B="0"	Timer 2					
			CHSEL_B="1"	Timer 3					
TOUT_C	P32	PTOUT_C	CHSEL_C="0"	Timer 4					
			CHSEL_C="1"	Timer 5					
TOUT_D	P33	PTOUT_D	CHSEL_D="0"	Timer 6					
			CHSEL_D="1"	Timer 7					

Table 4.9.8.1 TOUT outputs and control registers

It is possible to select either Timer 0 or Timer 1 output to be used by the TOUT output channel select register CHSEL_A.

In 16-bit timer mode, Timer 1 is always selected for generating the TOUT_A signal regardless of how CHSEL_A is set.

The TOUT signal generated by each timer can be output from the P13, P31, P32 or P33 I/O port terminal to supply a clock to an external device.

The output of the TOUT_A signal is controlled by the PTOUT_A register. When "1" is written to the PTOUT_A register, the TOUT_A signal is output from the corresponding I/O port terminal.

When TOUT output is enabled, the I/O port is automatically set to output mode and it outputs the TOUT_A signal sent from the timer. The I/O control register (IOC13/IOC31/IOC32/IOC33) and the data register (P13/P31/P32/P33) are ineffective. When PTOUT_A is set to "0," the I/O port control registers become effective.

Since the TOUT_A signal is generated asynchronously from the PTOUT_A register, a hazard within 1/2 cycle is generated when the signal is turned on and off by setting the register. Figure 4.9.8.1 shows the output waveform of the TOUT_A signal.



Fig. 4.9.8.1 Output waveform of the TOUT_A signal

The Ch.B to Ch.D can be controlled the same as above to output the TOUT signal.

4.9.9 Clock output to serial interface and R/f converter

The signal that is made from underflows of Timer 1 by dividing them by 2, can be used as the clock source for the serial interface and R/f converter.

Timer 1 always outputs the clock to the serial interface and R/f converter by setting Timer 1 into RUN state (PTRUN1 = "1"). It is not necessary to control with the PTOUT_A register.




Fig. 4.9.9.1 Clock output to serial interface and R/f converter

A setting value for the RLD1x register according to a transfer rate of the serial interface is calculated by the following expression:

$$RLD1x = \frac{fCNT1}{2 * bps} - 1$$

fCNT1: Timer 1 count clock frequency set by the PTPS1 register (See Table 4.9.2.1.)

bps: Transfer rate

(00H can be set to RLD1x)

Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when OSC3 is used as the clock source.

4.9.10 I/O memory of programmable timer

Table 4.9.10.1 shows the I/O addresses and the control bits for the programmable timer.

Address		Reg	ister	1					Comment
/ laarooo	D3	D2	D1	D0	Name	Init *1	1	0	
FF18H	PTPS03	PTPS02	PTPS01	PTPS00	PTPS03 PTPS02	0 0			$\begin{tabular}{ c c c c c } \hline Programmable timer 0 count clock frequency selection \\ \hline PTPS03-00] 0 1 2 3 4 5 \\ \hline Frequency Off fosc1/256 fosc1/364 fosc1/32 fosc1/16 fosc1/4 \\ \hline PTPS03-00] 6 7 8 9 10 \\ \hline PTPS03-00] 7 8 \\ \hline PTPS03-00] 7 8 9 10 \\ \hline PTPS03-00] 7 8 \\ \hline PTPS03-00] 7 \\ \hline PTPS03-00] 7 8 \\ \hline PTPS03-00] 7 \\ \hline$
		R	W		PTPS01	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS03-00] 11 12 13 14 15
					PTPS00	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
FEIOL	PTPS13	PTPS12	PTPS11	PTPS10	PTPS13 PTPS12	0 0			Programmable timer 1 count clock frequency selection [PTPS13-10] 0 1 2 3 4 5 Frequency Off fosc1/256 fosc1/64 fosc1/32 fosc1/16 fosc1/4
FF19H		R/	W		PTPS11	0			[PTPS13-10] 6 7 8 9 10 Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS13-10] 11 12 13 14 15
					PTPS10	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	PTPS23	PTPS22	PTPS21	PTPS20	PTPS23 PTPS22	0 0			$\begin{tabular}{ c c c c c } \hline Programmable timer 2 count clock frequency selection \\ \hline PTPS23-20] 0 1 2 3 4 5 \\ \hline Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4 \\ \hline \hline fosci/256 fosci/64 fosci/32 fosci/16 fosci/4 \\ \hline fosci/16 fosci/$
FF1AH		IR∕	w		PTPS21	0			$\begin{bmatrix} PTPS23-20 \end{bmatrix} \begin{array}{ccccccccccccccccccccccccccccccccccc$
		-			PTPS20	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	PTPS33	PTPS32	PTPS31	PTPS30	PTPS33 PTPS32	0			Programmable timer 3 count clock frequency selection [PTPS33–30] 0 1 2 3 4 5 Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4
FF1BH					PTPS31	0			[PTPS33-30] 6 7 8 9 10 Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32
	R/W			PTPS30	0			[PTPS33-30] 11 12 13 14 15 Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3	
					PTPS43	0			☐ Programmable timer 4 count clock frequency selection
FF1CH	PTPS43	PTPS42	PTPS41	PTPS40	PTPS42	0			[PTPS43-40] 0 1 2 3 4 5 Frequency Off fosci/256 fosci/26 fosci/32 fosci/16 fosci/4 [PTPS43-40] 6 7 8 9 10
		R/	w		PTPS41 PTPS40	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS43-40] 11 12 13 14 15
					PTPS53	0			☐ Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3 ☐ Programmable timer 5 count clock frequency selection
	PTPS53	PTPS52	PTPS51	PTPS50	PTPS52	0			[PTPS53-50] 0 1 2 3 4 5 Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4
FF1DH		R/	w	I	PTPS51	0			[PTPS53-50] 6 7 8 9 10 Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS53-50] 11 12 13 14 15
	-				PTPS50	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3
	PTPS63	PTPS62	PTPS61	PTPS60	PTPS63 PTPS62	0			Programmable timer 6 count clock frequency selection [PTPS63-60] 0 1 2 3 4 5 Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4
FF1EH	R/W			PTPS61	0			[PTPS63-60] 6 7 8 9 10 Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32	
				PTPS60	0			$ \begin{bmatrix} [PTPS63-60] & 11 & 12 & 13 & 14 & 15 \\ \hline Frequency & fosc3/16 & fosc3/8 & fosc3/4 & fosc3/2 & fosc3 \\ \end{bmatrix} $	
					PTPS73	0			☐ Programmable timer 7 count clock frequency selection
FF1FH	PTPS73	PTPS72	PTPS71	PTPS70	PTPS72	0			[PTPS73-70] 0 1 2 3 4 5 Frequency Off fosci/256 fosci/64 fosci/32 fosci/16 fosci/4 [PTPS73-70] 6 7 8 9 10
		R/	W		PTPS71	0			Frequency fosc1/2 fosc1 fosc3/256 fosc3/64 fosc3/32 [PTPS73-70] 11 12 13 14 15
				PTPS70	0			Frequency fosc3/16 fosc3/8 fosc3/4 fosc3/2 fosc3	

 Table 4.9.10.1(a)
 Control bits of programmable timer

*1 Initial value at initial reset

*3 Constantly "0" when being read

		-	late ::	Iuore	1.7.10.	1(0) 0	20111101	0113 05	programmable timer
Address	D3	Reg D2	D1	D0	Name	Init *1	1	0	Comment
			FCSEL_A		MOD16_A	0	16 bits	8 bits	PTM0-1 16-bit mode selection
FF80H			IT USEL_A		EVCNT_A	0	Event ct.	Timer	PTM0 counter mode selection
		R	/W		FCSEL_A	0	With NR		PTM0 function selection (for event counter mode)
					PLPUL_A PTSEL1	0	PWM	<u>+</u> Normal	PTM0 pulse polarity selection (for event counter mode)
	PTSEL1	PTSEL0	CHSEL_A	PTOUT_A	PTSELO	0	PWM	Normal	Programmable timer 1 PWM output selection Programmable timer 0 PWM output selection
FF81H					CHSEL A	0	Timer 1	Timer 0	PTM0–1 TOUT_A output selection
		R	/W		PTOUT_A	0	On	Off	PTM0–1 TOUT_A output control
	PTRST1		PTRST0		PTRST1*3	_ *2	Reset	Invalid	Programmable timer 1 reset (reload)
FF82H	FINGII	FINUNI	FINGIU	FINONO	PTRUN1	0	Run	Stop	Programmable timer 1 Run/Stop
	w	R/W	w	R/W	PTRST0*3	- *2	Reset	Invalid	Programmable timer 0 reset (reload)
					PTRUN0	0	Run	Stop	Programmable timer 0 Run/Stop
	RLD03	RLD02	RLD01	RLD00	RLD03 RLD02	0			MSB
FF84H					RLD01	0			Programmable timer 0 reload data (low-order 4 bits)
		R	/W		RLD00	0			
	RLD07	RLD06	RLD05	RLD04	RLD07	0			MSB
FF85H					RLD06	0			Programmable timer 0 reload data (high-order 4 bits)
		R	/W		RLD05	0			
				· · · ·	RLD04	0			
	RLD13	RLD12	RLD11	RLD10	RLD13 RLD12	0			MSB
FF86H					RLD11	0			Programmable timer 1 reload data (low-order 4 bits)
		R	/W		RLD10	0			
	RLD17				RLD17	0			MSB
FF87H	RLD17 RLD16 RLD15 RLD14		nLD14	RLD16	0			Programmable timer 1 reload data (high-order 4 bits)	
110/11	R/W				RLD15	0			
					RLD14	0			
	PTD03	PTD02	PTD01	PTD00	PTD03 PTD02	0 0			MSB
FF88H				1	PTD01	0			Programmable timer 0 data (low-order 4 bits)
			R		PTD00	0			
	PTD07	PTD06	PTD05	PTD04	PTD07	0			MSB
FF89H	1 100/	11000	1 1005	11004	PTD06	0			Programmable timer 0 data (high-order 4 bits)
		1	R		PTD05	0			
					PTD04 PTD13	0			☐ LSB ☐ MSB
	PTD13	PTD12	PTD11	PTD10	PTD12	0			
FF8AH					PTD11	0			Programmable timer 1 data (low-order 4 bits)
		 	R		PTD10	0			LSB
	PTD17	PTD16	PTD15	PTD14	PTD17	0			MSB
FF8BH					PTD16	0			Programmable timer 1 data (high-order 4 bits)
		I	R		PTD15 PTD14	0 0			
					CD03	0			☐ LSB
	CD03	CD02	CD01	CD00	CD02	0			
FF8CH			ΛN	-	CD01	0			Programmable timer 0 compare data (low-order 4 bits)
		н.	/W		CD00	0			LSB
	CD07	CD06	CD05	CD04	CD07	0			MSB
FF8DH					CD06	0			Programmable timer 0 compare data (high-order 4 bits)
		R	/W		CD05 CD04	0 0			
					CD13	0			☐ LSB
CEOFU	CD13	CD12	CD11	CD10	CD12	0			
FF8EH		P	/W		CD11	0			Programmable timer 1 compare data (low-order 4 bits)
		н,	v v v		CD10	0			LSB
	CD17	CD16	CD15	CD14	CD17	0			MSB
FF8FH					CD16 CD15	0			Programmable timer 1 compare data (high-order 4 bits)
			R/W			0 0			
*1 Initia	al value	at initia	l reset		CD14		Constan	tlv "0"	when being read

Table 4.9.10.1(b) Control bits of programmable timer

		Doo	ister	Tuble	1.7.10.	1(0) 0		ons oj	programmable timer
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
		EVCNT B	FCSEL_B		MOD16_B	0	16 bits	8 bits	PTM2-3 16-bit mode selection
FF90H			TUSEL_D	FLFUL_D	EVCNT_B		Event ct.	Timer	PTM2 counter mode selection
		R	W		FCSEL_B	0	With NR	No NR	PTM2 function selection (for event counter mode)
					PLPUL_B PTSEL3	0	PWM	Normal	PTM2 pulse polarity selection (for event counter mode)
	PTSEL3	PTSEL2	CHSEL_B	PTOUT_B	PTSEL3	0	PWM	Normal Normal	Programmable timer 3 PWM output selection Programmable timer 2 PWM output selection
FF91H		I			CHSEL_B	0	Timer 3	Timer 2	PTM2–3 TOUT_B output selection
	R/W			PTOUT_B	0	On	Off	PTM2–3 TOUT_B output control	
	PTRST3		PTRST2		PTRST3* ³	_ *2	Reset	Invalid	Programmable timer 3 reset (reload)
FF92H	1 111010		1 111012	I IIIONZ	PTRUN3	0	Run	Stop	Programmable timer 3 Run/Stop
	w	R/W	w	R/W	PTRST2*3	- *2	Reset	Invalid	Programmable timer 2 reset (reload)
					PTRUN2 RLD23	0	Run	Stop	Programmable timer 2 Run/Stop
	RLD23	RLD22	RLD21	RLD20	RLD23	0			NISD NISD
FF94H					RLD21	0			Programmable timer 2 reload data (low-order 4 bits)
		R	W		RLD20	0			
	RLD27	RLD26	RLD25	RLD24	RLD27	0			MSB
FF95H	TIEDZI	TIEDEO	TILDES	TIEDZ4	RLD26	0			Programmable timer 2 reload data (high-order 4 bits)
		R	w		RLD25	0			
		I			RLD24 RLD33	0			
	RLD33	RLD32	RLD31	RLD30	RLD33	0			MSB
FF96H					RLD31	0			Programmable timer 3 reload data (low-order 4 bits)
		R/	W		RLD30	0			LSB
	RLD37	RLD36	RLD35	RLD34	RLD37	0			MSB
FF97H	TILD0/	TIEBOO	TILDOO	TIEDOT	RLD36	0			Programmable timer 3 reload data (high-order 4 bits)
	R/W				RLD35	0			
					RLD34 PTD23	0			☐ LSB ☐ MSB
	PTD23	PTD22	PTD21	PTD20	PTD22	0			
FF98H					PTD21	0			Programmable timer 2 data (low-order 4 bits)
		· · · · · ·	R		PTD20	0			
	PTD27	PTD26	PTD25	PTD24	PTD27	0			MSB
FF99H		_			PTD26	0			Programmable timer 2 data (high-order 4 bits)
		F	R		PTD25 PTD24	0 0			
					PTD33	0			
FF9AH	PTD33	PTD32	PTD31	PTD30	PTD32	0			
ггэлп		F	R		PTD31	0			Programmable timer 3 data (low-order 4 bits)
		, ,			PTD30	0			
	PTD37	PTD36	PTD35	PTD34	PTD37	0			MSB
FF9BH					PTD36 PTD35	0 0			Programmable timer 3 data (high-order 4 bits)
		F	R		PTD34	0			
	0.000	0.000	0.004	0000	CD23	0			☐ MSB
FF9CH	CD23	CD22	CD21	CD20	CD22	0			Programmable timer 2 compare data (low-order 4 bits)
113011		B	W		CD21	0			
		10			CD20	0			
	CD27	CD26	CD25	CD24	CD27 CD26	0 0			MSB
FF9DH		1	L	1	CD26 CD25	0			Programmable timer 2 compare data (high-order 4 bits)
		R	W		CD24	0			
	CD33	CD32	CD31	CD30	CD33	0			MSB
FF9EH	0000	0032	0031	0030	CD32	0			Programmable timer 3 compare data (low-order 4 bits)
		R	W		CD31	0			
					CD30	0			
	CD37	CD36	CD35	CD34	CD37 CD36	0			MSB
FF9FH		-			CD35	0			Programmable timer 3 compare data (high-order 4 bits)
		R	W		CD34	0			LSB
*1 Initia	al value	at initia	l reset			*3 (Constan	tly "0"	when being read

Table 4.9.10.1(c) Control bits of programmable timer

		Dee				()		J	programmable timer
Address	D3	D2	ister D1	D0	Name	Init *1	1	0	Comment
		EVCNT C	FCSEL_C		MOD16_C	0	16 bits	8 bits	PTM4–5 16-bit mode selection
FFA0H			I USEL_U		EVCNT_C	0	Event ct.	Timer	PTM4 counter mode selection
	R/W			FCSEL_C	0	With NR		PTM4 function selection (for event counter mode)	
				1	PLPUL_C PTSEL5	0	PWM	<u>↓</u>	PTM4 pulse polarity selection (for event counter mode)
	PTSEL5	PTSEL4	CHSEL_C	PTOUT_C	PTSEL5	0	PWM	Normal Normal	Programmable timer 5 PWM output selection Programmable timer 4 PWM output selection
FFA1H					CHSEL_C	0	Timer 5	Timer 4	PTM4–5 TOUT_C output selection
		R	W		PTOUT_C	0	On	Off	PTM4–5 TOUT_C output control
	DTDOTS		PTRST4		PTRST5*3	_ *2	Reset	Invalid	Programmable timer 5 reset (reload)
FFA2H	FINOID	FINUNU	FINO14	F I NUN4	PTRUN5	0	Run	Stop	Programmable timer 5 Run/Stop
	w	R/W	w	R/W	PTRST4*3	- *2	Reset	Invalid	Programmable timer 4 reset (reload)
					PTRUN4	0	Run	Stop	Programmable timer 4 Run/Stop
	RLD43	RLD42	RLD41	RLD40	RLD43 RLD42	0 0			MSB
FFA4H					RLD42	0			Programmable timer 4 reload data (low-order 4 bits)
		R	W		RLD40	0			
			RLD45		RLD47	0			MSB
FFA5H	RLD47	RLD46	nLD40	RLD44	RLD46	0			Programmable timer 4 reload data (high-order 4 bits)
11701		R	w		RLD45	0			
		10			RLD44	0			
	RLD53	RLD52	RLD51	RLD50	RLD53 RLD52	0 0			MSB
FFA6H					RLD52	0			Programmable timer 5 reload data (low-order 4 bits)
		R	W		RLD50	0			
					RLD57	0			MSB
FFA7H	RLD57 RLD56 RLD55 RLD54		RLD56	0			Programmable timer 5 reload data (high-order 4 bits)		
	R/W				RLD55	0			
	1.0.00			RLD54	0				
	PTD43	PTD42	PTD41	PTD40	PTD43 PTD42	0 0			MSB
FFA8H					PTD42 PTD41	0			Programmable timer 4 data (low-order 4 bits)
		I	7		PTD40	0			
	PTD47	PTD46	PTD45	PTD44	PTD47	0			MSB
FFA9H	F1047	F1D40	F1D45	FID44	PTD46	0			Programmable timer 4 data (high-order 4 bits)
		I	3		PTD45	0			
					PTD44 PTD53	0			
	PTD53	PTD52	PTD51	PTD50	PTD53 PTD52	0			MSB
FFAAH					PTD51	0			Programmable timer 5 data (low-order 4 bits)
			F		PTD50	0			
	PTD57	PTD56	PTD55	PTD54	PTD57	0			MSB
FFABH	1 1057	11000	11000	11034	PTD56	0			Programmable timer 5 data (high-order 4 bits)
		1	F		PTD55	0			
					PTD54 CD43	0			
	CD43	CD42	CD41	CD40	CD43 CD42	0			MSB
FFACH		-			CD41	0			Programmable timer 4 compare data (low-order 4 bits)
		R/	W		CD40	0			LSB
	CD47	CD46	CD45	CD44	CD47	0			MSB
FFADH		0040	0040		CD46	0			Programmable timer 4 compare data (high-order 4 bits)
		R	W		CD45	0			
					CD44 CD53	0			☐ LSB ☐ MSB
	CD53	CD52	CD51	CD50	CD53 CD52	0			
FFAEH		-			CD51	0			Programmable timer 5 compare data (low-order 4 bits)
		R/	W		CD50	0			
	CD57	CD56	CD55	CD54	CD57	0			MSB
FFAFH	0001	0000	0000	0004	CD56	0			Programmable timer 5 compare data (high-order 4 bits)
-		R	/W		CD55	0			
1 Initial value at initial reset				CD54	0 *3 (Comita	41 "O"	LSB when being read	

Table 4.9.10.1(d) Control bits of programmable timer

				Tuble	7.7.10.	1(0) 0		bits of programmable timer			
Address			ister	Da		1 1 1		6	Comment		
	D3	D2	D1	D0	Name	Init *1	1 16 bito	0 9 bito			
	MOD16_D	EVCNT_D	FCSEL_D		MOD16_D EVCNT_D	0 0	16 bits Event ct.	8 bits Timer	PTM6–7 16-bit mode selection		
FFB0H		1	1		FCSEL_D	0	Event ct. With NR	Timer No NR	PTM6 counter mode selection PTM6 function selection (for event counter mode)		
		R	W		PLPUL_D	0		חויטיין	PTM6 pulse polarity selection (for event counter mode)		
					PTSEL7	0	PWM	Normal	Programmable timer 7 PWM output selection		
	PTSEL7	PTSEL6	CHSEL_D	PTOUT_D	PTSEL6	0	PWM	Normal	Programmable timer 6 PWM output selection		
FFB1H		~			CHSEL_D	0	Timer 7	Timer 6	PTM6–7 TOUT_D output selection		
		R/	W		PTOUT_D	0	On	Off	PTM6–7 TOUT_D output control		
		- יאו וסדם	DTDOTO		_ PTRST7∗3	_ *2	Reset	Invalid	Programmable timer 7 reset (reload)		
FFB2H	riksi/	PTRUN7	F1K516	LIKON6	PTRUN7	0	Run	Stop	Programmable timer 7 Run/Stop		
	w	R/W	w	R/W	PTRST6*3	- *2	Reset	Invalid	Programmable timer 6 reset (reload)		
L	~~	11/11	**	10/99	PTRUN6	0	Run	Stop	Programmable timer 6 Run/Stop		
	RLD63	RLD62	RLD61	RLD60	RLD63	0			MSB		
FFB4H					RLD62	0			Programmable timer 6 reload data (low-order 4 bits)		
		R	W		RLD61	0					
					RLD60	0					
	RLD67	RLD66	RLD65	RLD64	RLD67	0			MSB		
FFB5H		I			RLD66 RLD65	0 0			Programmable timer 6 reload data (high-order 4 bits)		
		R	W/W		RLD65 RLD64	0					
					RLD04	0					
	RLD73	RLD72	RLD71	RLD70	RLD72	0					
FFB6H		-			RLD71	0			Programmable timer 7 reload data (low-order 4 bits)		
		R	W		RLD70	0					
	DI D77				RLD77	0			MSB		
FFB7H	RLD77	RLD76	RLD75	RLD74	RLD76	0			Decomposition of the state of t		
FFB/H	R/W			RLD75	0			Programmable timer 7 reload data (high-order 4 bits)			
		H/	٧٧		RLD74	0					
	PTD63	PTD62	PTD61	PTD60	PTD63	0			MSB		
FFB8H	1 1003	1 1002	1 1001	11000	PTD62	0			Programmable timer 6 data (low-order 4 bits)		
		F	٦		PTD61	0					
					PTD60	0					
	PTD67	PTD66	PTD65	PTD64	PTD67	0			MSB		
FFB9H					PTD66	0			Programmable timer 6 data (high-order 4 bits)		
		F	7		PTD65 PTD64	0 0					
					PTD04 PTD73	0					
	PTD73	PTD72	PTD71	PTD70	PTD72	0					
FFBAH			 _		PTD71	0			Programmable timer 7 data (low-order 4 bits)		
		F	7		PTD70	0					
	07077	07070			PTD77	0			MSB		
FFBBH	PTD77	PTD76	PTD75	PTD74	PTD76	0			Programmable timer 7 date (high goder 4 hite)		
			3		PTD75	0			Programmable timer 7 data (high-order 4 bits)		
		r	۰ ا		PTD74	0			LSB		
	CD63	CD62	CD61	CD60	CD63	0			MSB		
FFBCH					CD62	0			Programmable timer 6 compare data (low-order 4 bits)		
		R	W		CD61	0					
<u> </u>					CD60	0					
	CD67	CD66	CD65	CD64	CD67	0			MSB		
FFBDH					CD66 CD65	0 0			Programmable timer 6 compare data (high-order 4 bits)		
		R	W		CD65 CD64	0					
					CD04 CD73	0					
	CD73	CD72	CD71	CD70	CD72	0					
FFBEH		-			CD71	0			Programmable timer 7 compare data (low-order 4 bits)		
		R	W		CD70	0					
	0077	0070	0075	0074	CD77	0			MSB		
FFBFH	CD77	CD76	CD75	CD74	CD76	0			Programmable timer 7 compare data (high-order 4 bits)		
		P	W		CD75	0			riogrammable timer / compare data (nign-order 4 bits)		
		n/	**		CD74	0					
*1 Initia	Initial value at initial reset					*3 (Constan	tlv "0" '	when being read		

Table 4.9.10.1(e) Control bits of programmable timer

*1 Initial value at initial reset

*3 Constantly "0" when being read

				Tuble	7.7.10	.107 0	.011101	ons oj		
Address	D3	Regi D2	ister D1	D0	Name	Init *1	1	0	Comment	
					General	0	1	0	General-purpose register	
	General	General	EIPT0	EICTC0	General	0	1	0	General-purpose register	
FFE2H			\		EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0 underflow)	
		R/	vv		EICTC0	0	Enable	Mask	Interrupt mask register (Programmable timer 0 compare match)	
	Canaral	Conorol		FIOTOI	General	0	1	0	General-purpose register	
FFE3H	General	General	EIPT1	EICTC1	General	0	1	0	General-purpose register	
FFESH		R/	\ A /		EIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1 underflow)	
		R/	vv		EICTC1	0	Enable	Mask	Interrupt mask register (Programmable timer 1 compare mate	
	Canaral	Conorol	EIPT2	FICTOR	General	0	1	0	General-purpose register	
FFE4H	General	General	EIP12	EICTC2	General	0	1	0	General-purpose register	
		R/			EIPT2	0	Enable	Mask	Interrupt mask register (Programmable timer 2 underflow)	
		R/	vv		EICTC2	0	Enable	Mask	Interrupt mask register (Programmable timer 2 compare match)	
	General	General	EIPT3	EICTC3	General	0	1	0	General-purpose register	
FFE5H	General	General	EIPT3	EICTUS	General	0	1	0	General-purpose register	
FFEOR		R/			EIPT3	0	Enable	Mask	Interrupt mask register (Programmable timer 3 underflow)	
		R/	vv		EICTC3	0	Enable	Mask	Interrupt mask register (Programmable timer 3 compare match)	
	General	General	EIPT4	EICTC4	General	0	1	0	General-purpose register	
FFE6H	General	General	EIP14	EICTC4	General	0	1	0	General-purpose register	
FFEOR		R/	\ A /		EIPT4	0	Enable	Mask	Interrupt mask register (Programmable timer 4 underflow)	
		n/	vv		EICTC4	0	Enable	Mask	Interrupt mask register (Programmable timer 4 compare match)	
	Canaral	Conorol		FIOTOF	General	0	1	0	General-purpose register	
FFE7H	General	General	EIPT5	EICTC5	General	0	1	0	General-purpose register	
		-			EIPT5	0	Enable	Mask	Interrupt mask register (Programmable timer 5 underflow)	
		R/	vv		EICTC5	0	Enable	Mask	Interrupt mask register (Programmable timer 5 compare mate	
	Canaral	Conorol	EIPT6	FICTOR	General	0	1	0	General-purpose register	
FFE8H	General	General	EIPTO	EICTC6	General	0	1	0	General-purpose register	
FFEOR	R/W			EIPT6	0	Enable	Mask	Interrupt mask register (Programmable timer 6 underflow)		
		R/	vv		EICTC6	0	Enable	Mask	Interrupt mask register (Programmable timer 6 compare match)	
	Canaral	Conorol	EIPT7	EICTC7	General	0	1	0	General-purpose register	
FFE9H	General	General	EIP17	EICTC/	General	0	1	0	General-purpose register	
FLAU		R/	\ A /		EIPT7	0	Enable	Mask	Interrupt mask register (Programmable timer 7 underflow)	
		R/	vv		EICTC7	0	Enable	Mask	Interrupt mask register (Programmable timer 7 compare match)	
		0		ICTCO	0 *3	- *2	(R)	(R)	Unused	
EEEOU	0	0	IPT0	ICTC0	0 *3	_ *2	Yes	No	Unused	
FFF2H		_	Р		IPT0	0	(W)	(W)	Interrupt factor flag (Programmable timer 0 underflow)	
		R	R/	W	ICTC0	0	Reset	Invalid	Interrupt factor flag (Programmable timer 0 compare match)	
	0	0	IPT1	ICTC1	0 *3	_ *2	(R)	(R)	Unused	
FFF3H		U			0 *3	_ *2	Yes	No	Unused	
		R	P	W	IPT1	0	(W)	(W)	Interrupt factor flag (Programmable timer 1 underflow)	
			r/	¥ ¥	ICTC1	0	Reset	Invalid	Interrupt factor flag (Programmable timer 1 compare match)	
	0	0	IPT2	ICTC2	0 *3	_ *2	(R)	(R)	Unused	
FFF4H		5	11 12		0 *3	- *2	Yes	No	Unused	
	.	R	P	W	IPT2	0	(W)	(W)	Interrupt factor flag (Programmable timer 2 underflow)	
			n/	v V	ICTC2	0	Reset	Invalid	Interrupt factor flag (Programmable timer 2 compare match)	
	0	0	IPT3	ІСТСЗ	0 *3	_ *2	(R)	(R)	Unused	
FFF5H		U	1113		0 *3	- *2	Yes	No	Unused	
	.	R	P	W	IPT3	0	(W)	(W)	Interrupt factor flag (Programmable timer 3 underflow)	
			п/	v V	ICTC3	0	Reset	Invalid	Interrupt factor flag (Programmable timer 3 compare match)	
	0	0	IPT4	ICTC4	0 *3	- *2	(R)	(R)	Unused	
FFF6H		U	11714		0 *3	_ *2	Yes	No	Unused	
	.	_ [P	W	IPT4	0	(W)	(W)	Interrupt factor flag (Programmable timer 4 underflow)	
		R	K/	vv	ICTC4	0	Reset	Invalid	Interrupt factor flag (Programmable timer 4 compare match)	
	0	0	IPT5	ICTC5	0 *3	- *2	(R)	(R)	Unused	
FFF7H		0	1113		0 *3	_ *2	Yes	No	Unused	
,	.	R	P	W	IPT5	0	(W)	(W)	Interrupt factor flag (Programmable timer 5 underflow)	
		1	n/	¥ 4	ICTC5	0	Reset	Invalid	Interrupt factor flag (Programmable timer 5 compare match)	
*1 Initia	al value	at initial	l reset			*3 Constantly "0" when being read				

Table 4.9.10.1(f)	Control bits of programmable timer

*1 Initial value at initial reset

Address		Reg	ister		Comment					
Address D3 D2		D1	D0	Name	Init *1	1	0	Comment		
			IPT6	ICTC6	0 *3	_ *2	(R)	(R)	Unused	
FFF8H	0	0			0 *3	_ *2	Yes	No	Unused	
111011	-	R R/W		DAM		0	(W)	(W)	Interrupt factor flag (Programmable timer 6 underflow)	
		١	n/ W		ICTC6	0	Reset	Invalid	Interrupt factor flag (Programmable timer 6 compare match)	
	0	0	IPT7	ICTC7	0 *3	_ *2	(R)	(R)	Unused	
FFF9H	0	0		10107	0 *3	- *2	Yes	No	Unused	
111-90	_		Б	R/W		0	(W)	(W)	Interrupt factor flag (Programmable timer 7 underflow)	
	г 	R				0	Reset	Invalid	Interrupt factor flag (Programmable timer 7 compare match)	

	a . 11.	C	11
Table 4.9.10.1(g)	Control bits	of programma	ble timer

*1 Initial value at initial reset

*3 Constantly "0" when being read

*2 Not set in the circuit

PTPS00-PTPS03: Timer 0 count clock frequency select register (FF18H) PTPS10-PTPS13: Timer 1 count clock frequency select register (FF19H) PTPS20-PTPS23: Timer 2 count clock frequency select register (FF1AH) PTPS30-PTPS33: Timer 3 count clock frequency select register (FF1BH) PTPS40-PTPS43: Timer 4 count clock frequency select register (FF1CH) PTPS50-PTPS53: Timer 5 count clock frequency select register (FF1DH) PTPS60-PTPS63: Timer 6 count clock frequency select register (FF1EH) PTPS70-PTPS73: Timer 7 count clock frequency select register (FF1FH)

Selects the count clock frequency for each timer.

PTPSx3	PTPSx2	PTPSx1	PTPSx0	Timer clock
1	1	1	1	fosc3
1	1	1	0	fosc3 / 2
1	1	0	1	fosc3 / 4
1	1	0	0	fosc3 / 8
1	0	1	1	fosc3 / 16
1	0	1	0	fosc3 / 32
1	0	0	1	fosc3 / 64
1	0	0	0	fosc3 / 256
0	1	1	1	fosci (32 kHz)
0	1	1	0	fosc1 / 2 (16 kHz)
0	1	0	1	fosci / 4 (8 kHz)
0	1	0	0	fosc1 / 16 (2 kHz)
0	0	1	1	fosc1 / 32 (1 kHz)
0	0	1	0	fosc1 / 64 (512 Hz)
0	0	0	1	fosc1 / 256 (128 Hz)
0	0	0	0	OFF

The clock manager generates the down-count clock for each timer by dividing the OSC1 or OSC3 clock. Table 4.9.10.2 lists the 15 count clocks that can be generated by the clock manager, and the clock to be used for each timer can be selected using PTPSx0–PTPSx3. At initial reset, the PTPSx register is set to "0H" and the clock supply from the clock manager to the programmable timer is disabled. Before the timer can be run, select a clock to enable the clock supply.

Stop the clock supply to the timers shown below by setting PTPSx to "0H" to reduce current consumption.

• Unused timer

• Timer used as an event counter that inputs an external clock

• Upper 8-bit timer (Timer 1/3/5/7) when the timer unit is used as 16-bit \times 1 channel configuration.

At initial reset, these registers are set to "0."

PLPUL_A: Timer 0 pulse polarity select register (FF80H•D0) PLPUL_B: Timer 2 pulse polarity select register (FF90H•D0) PLPUL_C: Timer 4 pulse polarity select register (FFA0H•D0) PLPUL_D: Timer 6 pulse polarity select register (FFB0H•D0) Selects the count pulse polarity in the event counter mode.

When "1" is written: Rising edge When "0" is written: Falling edge Reading: Valid

The count timing in the event counter mode is selected from either the falling edge of the external clock input to the P12, P41, P42 and P43 I/O port terminals or the rising edge. When "0" is written to these registers, the falling edge is selected and when "1" is written, the rising edge is selected. These registers are effective only when the timer is used in the event counter mode. At initial reset, these registers are set to "0."

FCSEL_A: Timer 0 function select register (FF80H•D1) FCSEL_B: Timer 2 function select register (FF90H•D1) FCSEL_C: Timer 4 function select register (FFA0H•D1) FCSEL_D: Timer 6 function select register (FFB0H•D1)

Selects whether the noise rejector of the clock input circuit will be used or not in the event counter mode.

When "1" is written: With noise rejector When "0" is written: Without noise rejector Reading: Valid

When "1" is written to these registers, the noise rejector is used and counting is done by an external clock (input from P12, P41, P42 or P43) with 0.98 msec* or more pulse width. The noise rejector allows the counter to input the clock at the second falling edge of the internal 2,048 Hz* signal after changing the input level of the I/O port terminal. Consequently, the pulse width of noise that can reliably be rejected is 0.48 msec* or less.

(*: fOSC1 = 32.768 kHz)

When "0" is written to these registers, the noise rejector is not used and the counting is done directly by an external clock input to the P12, P41, P42 or P43 I/O port terminal.

This registers are effective only when the timer is used in the event counter mode. At initial reset, these registers are set to "0."

EVCNT_A: Timer 0 counter mode select register (FF80H•D2) EVCNT_B: Timer 2 counter mode select register (FF90H•D2) EVCNT_C: Timer 4 counter mode select register (FFA0H•D2) EVCNT_D: Timer 6 counter mode select register (FFB0H•D2)

Selects the counter mode for each timer.

When "1" is written: Event counter mode When "0" is written: Timer mode Reading: Valid

The counter modes for Timers 0, 2, 4 and 6 are selected from either the event counter mode or timer mode.

When "1" is written to these registers, event counter mode is selected. In this mode, Timers 0, 2, 4 and 6 count the external clock input from the P12, P41, P42 and P43 I/O ports, respectively.

When "0" is written, timer mode is selected. In this mode, the timer count the internal clock selected by the PTPS register.

This selection is effective even when these timer is used in 16-bit timer mode.

At initial reset, these registers are set to "0."

MOD16_A: Timer 0–1 16-bit timer mode select register (FF80H•D3) MOD16_B: Timer 2–3 16-bit timer mode select register (FF90H•D3) MOD16_C: Timer 4–5 16-bit timer mode select register (FFA0H•D3) MOD16 D: Timer 6–7 16-bit timer mode select register (FFB0H•D3) Selects 8-bit or 16-bit timer mode.

When "1" is written: 16-bit timer mode When "0" is written: 8-bit timer mode Reading: Valid

These registers are used to select whether Timers 0 and 1, Timers 2 and 3, Timers 4 and 5, and Timers 6 and 7 are used as two channels of independent 8-bit timers or one channel of combined 16-bit timer. When "0" is written to these registers, the timers are set to 8-bit timer mode. When "1" is written, the timers are set to 16-bit timer mode.

For example, when Timers 0 and 1 are used in 16-bit timer mode, Timer 1 operates with the Timer 0 underflow signal as the count clock (both timer mode or event counter mode). In 16-bit timer mode, the Timer 0 register settings are effective for timer RUN/STOP control and count clock frequency selection (Timer 1 registers are ineffective). However, the PWM output function must be controlled using the Timer 1 control register. The reload data must be preset to Timer 0 and Timer 1 separately using each PTRSTx register. These operations are the same when Timers 2 and 3, Timers 4 and 5 or Timers 6 and 7 are used as a 16-bit timer.

At initial reset, these registers are set to "0."

PTOUT A: TOUT A output control register (FF81H•D0) PTOUT_B: TOUT_B output control register (FF91H•D0) PTOUT_C: TOUT_C output control register (FFA1H•D0) PTOUT_D: TOUT_D output control register (FFB1H•D0)

Controls TOUT signal outputs.

When "1" is written: TOUT output On When "0" is written: TOUT output Off Reading: Valid

When "1" is written to the register, the corresponding TOUT_A/TOUT_B/TOUT_C/TOUT_D signal is output from the P13/P31/P32/P33 terminal. When TOUT output is enabled, the I/O port is automatically set to output mode and it outputs the TOUT signal sent from the timer. The I/O control register (IOC13/IOC31/IOC32/IOC33) and the data register (P13/P31/P32/P33) are ineffective. When this register is set to "0," the I/O port control registers become effective. At initial reset, these registers are set to "0."

CHSEL_A: TOUT_A output select register (FF81H•D1) CHSEL B: TOUT B output select register (FF91H•D1) CHSEL_C: TOUT_C output select register (FFA1H•D1) CHSEL_D: TOUT_D output select register (FFB1H•D1)

Selects the timer used for TOUT signal output.

When "1" is written: Low-order Timer (Timers 0/2/4/6) When "0" is written: High-order Timer (Timers 1/3/5/7) Reading: Valid

These registers are used to select whether the low-order timer (Timer 0/2/4/6) output is used as the TOUT signal or the high-order timer (Timer 1/3/5/7) output is used. When "0" is written to the register, the low-order timer output is selected. When "1" is written, the high-order timer output is selected. In 16-bit timer mode, the high-order timer output is always selected regardless of how these registers are set.

At initial reset, these registers are set to "0."

PTSEL0: Timer 0 PWM mode select register (FF81H•D2) PTSEL1: Timer 1 PWM mode select register (FF81H•D3) PTSEL2: Timer 2 PWM mode select register (FF91H•D2) PTSEL3: Timer 3 PWM mode select register (FF91H•D3) PTSEL4: Timer 4 PWM mode select register (FFA1H•D2) PTSEL5: Timer 5 PWM mode select register (FFA1H•D3) PTSEL6: Timer 6 PWM mode select register (FFB1H•D2) PTSEL7: Timer 7 PWM mode select register (FFB1H•D3)

Sets Timer x for PWM output.

When "1" is written: PWM output When "0" is written: Normal output Reading: Valid

When "1" is written to the PTSELx, the compare data register becomes effective and PWM waveform is generated using the underflow and compare match signals. When "0" is written, the timer outputs the normal clock generated from the underflow signal.

In 16-bit timer mode, the PTSEL register for the low-order timer (Timer 0/2/4/6) is ineffective. At initial reset, these registers are set to "0."

```
PTRUN0: Timer 0 RUN/STOP control register (FF82H•D0)
PTRUN1: Timer 1 RUN/STOP control register (FF82H•D2)
PTRUN2: Timer 2 RUN/STOP control register (FF92H•D0)
PTRUN3: Timer 3 RUN/STOP control register (FF92H•D2)
PTRUN4: Timer 4 RUN/STOP control register (FFA2H•D0)
PTRUN5: Timer 5 RUN/STOP control register (FFA2H•D2)
PTRUN6: Timer 6 RUN/STOP control register (FFB2H•D0)
PTRUN7: Timer 7 RUN/STOP control register (FFB2H•D2)
Controls the RUN/STOP of the counter.
```

When "1" is written: RUN When "0" is written: STOP Reading: Valid

The counter in Timer x starts counting down by writing "1" to the PTRUNx register and stops by writing "0." In STOP status, the counter data is maintained until the counter is reset or is set in the next RUN status. When STOP status changes to RUN status, the data that has been maintained can be used for resuming the count.

In 16-bit timer mode, the PTRUN register for the high-order timer (Timer 1/3/5/7) is ineffective. At initial reset, these registers are set to "0."

```
PTRST0: Timer 0 reset (reload) (FF82H•D1)
PTRST1: Timer 1 reset (reload) (FF82H•D3)
PTRST2: Timer 2 reset (reload) (FF92H•D1)
PTRST3: Timer 3 reset (reload) (FF92H•D3)
PTRST4: Timer 4 reset (reload) (FFA2H•D1)
PTRST5: Timer 5 reset (reload) (FFA2H•D3)
PTRST6: Timer 6 reset (reload) (FFB2H•D1)
PTRST7: Timer 7 reset (reload) (FFB2H•D3)
```

Resets the timer and preset reload data to the counter.

When "1" is written: Reset When "0" is written: No operation Reading: Always "0"

By writing "1" to PTRSTx, the reload data in the reload register RLDx0–RLDx7 is preset to the counter in timer x. When the counter is preset in the RUN status, the counter restarts immediately after presetting. In the case of STOP status, the reload data is preset to the counter and is maintained. No operation results when "0" is written.

The PTRSTx registers are all effective even in 16-bit timer mode, and reload data must be preset to both the high-order timer (Timer 1/3/5/7) and the low-order timer (Timer 0/2/4/6) separately. Since these bits are exclusively for writing, always set to "0" during reading.

RLD00–RLD07: Timer 0 reload data register (FF84H, FF85H)

RLD10–RLD17: Timer 1 reload data register (FF86H, FF87H)

RLD20–RLD27: Timer 2 reload data register (FF94H, FF95H)

RLD30-RLD37: Timer 3 reload data register (FF96H, FF97H)

RLD40–RLD47: Timer 4 reload data register (FFA4H, FFA5H)

RLD50-RLD57: Timer 5 reload data register (FFA6H, FFA7H)

RLD60–RLD67: Timer 6 reload data register (FFB4H, FFB5H)

RLD70–RLD77: Timer 7 reload data register (FFB6H, FFB7H)

Sets the initial value for the counter.

The reload data written in these registers are loaded to the respective counters. The counter counts down using the data as the initial value for counting.

Reload data is loaded to the counter when the counter is reset by writing "1" to the PTRSTx register, or when counter underflow occurs.

At initial reset, these registers are set to "00H."

PTD00–PTD07: Timer 0 counter data (FF88H, FF89H) PTD10–PTD17: Timer 1 counter data (FF8AH, FF8BH)

PTD20–PTD27: Timer 2 counter data (FF98H, FF99H)

PTD30–PTD37: Timer 3 counter data (FF9AH, FF9BH)

PTD40–PTD47: Timer 4 counter data (FFA8H, FFA9H)

PTD50–PTD57: Timer 5 counter data (FFAAH, FFABH)

PTD60–PTD67: Timer 6 counter data (FFB8H, FFB9H)

PTD70–PTD77: Timer 7 counter data (FFBAH, FFBBH)

Count data in the programmable timer can be read from these latches.

The low-order 4 bits of the count data in Timer x can be read from PTDx0–PTDx3, and the high-order data can be read from PTDx4–PTDx7. Since the high-order 4 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first. In 16-bit timer mode, the high-order 12 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first.

Since these latches are exclusively for reading, the writing operation is invalid.

At initial reset, these counter data are set to "00H."

CD00–CD07: Timer 0 compare data register (FF8CH, FF8DH)

CD10–CD17: Timer 1 compare data register (FF8EH, FF8FH)

CD20–CD27: Timer 2 compare data register (FF9CH, FF9DH)

CD30–CD37: Timer 3 compare data register (FF9EH, FF9FH)

CD40–CD47: Timer 4 compare data register (FFACH, FFADH)

CD50–CD57: Timer 5 compare data register (FFAEH, FFAFH)

CD60–CD67: Timer 6 compare data register (FFBCH, FFBDH)

CD70–CD77: Timer 7 compare data register (FFBEH, FFBFH)

Sets the compare data for PWM output.

When the timer is set to PWM mode, the compare data set in this register is compared with the counter data and outputs the compare match signal if they are matched. The compare match signal is used for generating an interrupt and controlling the duty ratio of the PWM waveform. At initial reset, these registers are set to "00H."

EIPT0, EICTC0: Timer 0 interrupt mask registers (FFE2H•D1, D0) EIPT1, EICTC1: Timer 1 interrupt mask registers (FFE3H•D1, D0) EIPT2, EICTC2: Timer 2 interrupt mask registers (FFE4H•D1, D0) EIPT3, EICTC3: Timer 3 interrupt mask registers (FFE5H•D1, D0) EIPT4, EICTC4: Timer 4 interrupt mask registers (FFE6H•D1, D0) EIPT5, EICTC5: Timer 5 interrupt mask registers (FFE6H•D1, D0) EIPT6, EICTC6: Timer 6 interrupt mask registers (FFE8H•D1, D0) EIPT7, EICTC7: Timer 7 interrupt mask registers (FFE9H•D1, D0)

These registers are used to select whether to mask the programmable timer interrupt or not.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

EIPTx and EICTCx are the interrupt mask registers that respectively correspond to the counter underflow and compare match interrupt factors. Interrupts set to "1" are enabled and interrupts set to "0" are disabled.

At initial reset, these registers are set to "0."

```
IPT0, ICTC0: Timer 0 interrupt factor flags (FFF2H•D1, D0)
IPT1, ICTC1: Timer 1 interrupt factor flags (FFF3H•D1, D0)
IPT2, ICTC2: Timer 2 interrupt factor flags (FFF4H•D1, D0)
IPT3, ICTC3: Timer 3 interrupt factor flags (FFF5H•D1, D0)
IPT4, ICTC4: Timer 4 interrupt factor flags (FFF6H•D1, D0)
IPT5, ICTC5: Timer 5 interrupt factor flags (FFF7H•D1, D0)
IPT6, ICTC6: Timer 6 interrupt factor flags (FFF8H•D1, D0)
IPT7, ICTC7: Timer 7 interrupt factor flags (FFF9H•D1, D0)
IPT6, ICTC6: Timer 7 interrupt factor flags (FFF9H•D1, D0)
IPT7, ICTC7: Timer 7 interrupt factor flags (FFF9H•D1, D0)
```

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

IPTx and ICTCx are the interrupt factor flags that respectively correspond to the interrupts for counter underflow and compare match, and are set to "1" by generation of each factor.

The underflow interrupt factor is generated at the point where the counter underflows.

The compare match interrupt factor is generated if the counter data and the compare data are matched when the timer is set in the PWM mode.

The software can judge from these flags whether there is a programmable timer interrupt. However, even if the interrupt is masked, the flags are set to "1" by an underflow and compare match of the corresponding counter.

These flags are reset to "0" by writing "1" to them.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.


At initial reset, these flags are set to "0."

4.9.11 Programming notes

(1) When reading counter data, be sure to read the low-order 4 bits (PTDx0–PTDx3) first. The high-order 4 bits (PTDx4–PTDx7) are latched when the low-order 4 bits are read and they are held until the next reading of the low-order 4 bits. In 16-bit timer mode, the high-order 12 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first.

When the CPU is running with the OSC1 clock and the programmable timer is running with the OSC3 clock, stop the timer before reading the counter data to read the proper data.

(2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUNx register. Consequently, when "0" is written to the PTRUNx register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUNx register maintains "1" for reading until the timer actually stops.



In event counter mode, the timer starts counting at the first event clock.




Fig. 4.9.11.2 Timing chart for RUN/STOP control (event counter mode)

- (3) Since the TOUT_A-TOUT_D signals are generated asynchronously from the PTOUT_A-PTOUT_D registers, a hazard within 1/2 cycle is generated when the signal is turned on and off by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.4, "Oscillation Circuit," for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the off state.
- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

(6) For the reason below, pay attention to the reload data write timing when changing the interval of the programmable timer interrupts while the programmable timer is running.

The programmable timer counts down at the falling edge of the input clock and at the same time it generates an interrupt if the counter underflows. Then it starts loading the reload data to the counter and the counter data is determined at the next rising edge of the input clock (period shown in as ① in the figure).




Fig. 4.9.11.3 Reload timing for programmable timer

To avoid improper reloading, do not rewrite the reload data after an interrupt occurs until the counter data is determined including the reloading period ^①. Be especially careful when using the OSC1 (low-speed clock) as the clock source of the programmable timer and the CPU is operating with the OSC3 (high-speed clock).

- (7) The programmable timer count clock does not synch with the CPU clock. Therefore, the correct value may not be obtained depending on the count data read and count-up timings. To avoid this problem, the programmable timer count data should be read by one of the procedures shown below.
 - Read the count data twice and verify if there is any difference between them.
 - Temporarily stop the programmable timer when the counter data is read to obtain proper data.

4.10 Serial Interface

4.10.1 Configuration of serial interface

The S1C6F632 has a built-in 8-bit clock synchronous type serial interface.

The CPU, via the 8-bit shift register, can read the serial input data from the SIN terminal. Moreover, via the same 8-bit shift register, it can convert parallel data to serial data and output it to the SOUT terminal. The synchronous clock for serial data input/output may be set by selecting by software any one of seven types of master mode (internal clock mode: when the S1C6F632 is to be the master for serial input/output) and a type of slave mode (external clock mode: when the S1C6F632 is to be the slave for serial input/output).

The configuration of the serial interface is shown in Figure 4.10.1.1.




Fig. 4.10.1.1 Configuration of serial interface

4.10.2 Serial interface terminals

The following shows the terminals used in the serial interface and their functions:

SCLK (P20)

Inputs or outputs the serial clock. By writing "1" to the ESIF register to enable the serial interface, the P20 terminal is switched to the SCLK terminal. In master mode, the SCLK terminal is configured for output and it outputs the synchronous clock generated in the IC during data transfer. In slave mode, the SCLK terminal inputs the synchronous clock output by the external master device.

SIN (P22)

Inputs serial data. By writing "1" to the ESIF register to enable the serial interface, the P22 terminal is switched to the SIN terminal.

SOUT (P21)

Outputs serial data. By default, the SOUT terminal is not enabled even if "1" is written to the ESIF register. When using the SOUT output, write "1" to the ESOUT register. If serial input only is required, the P21 terminal can be used as an I/O port terminal.

SRDY (P23)

In slave mode, this terminal outputs the SRDY signal to the master device to indicate that the serial interface is ready to transfer. By default, the SRDY terminal is not enabled even if the serial interface is set to slave mode. When using the SRDY output in slave mode, write "1" to the ENCS and ESREADY registers.

SS (P23)

Inputs the \overline{SS} (Slave Select) signal when the S1C6F632 is used as an SPI slave device. When using the \overline{SS} input, write "1" to ENCS and write "0" to ESREADY.

The serial interface input/output ports are shared with the I/O port (P20–P23), and they are configured to the I/O port terminals at initial reset. When using these terminals for the serial interface, switch the function with software as described above. At least ESIF must be set to 1.

The switch operation automatically sets the input/output direction of the terminals. It is not necessary to set the I/O port control registers. The I/O control registers and data registers of the I/O ports can be used as general-purpose registers that do not affect the terminal status. However, the pull-up control registers and input interface select registers of the I/O ports are effective when they are used for the serial inputs.

4.10.3 Mask option

Since the input/output terminals of the serial interface are shared with the I/O ports (P20–P23), the mask option that selects the terminal specification for the I/O port is also applied to the serial interface terminals.

Custom mask option

The output specification of the SOUT, SCLK (in master mode) and SRDY (in slave mode) terminals that are used as the serial interface outputs is respectively selected by the mask options for P21, P20 and P23. Either complementary output or P-channel open drain output can be selected as the output specification. However, when P-channel open drain output is selected, do not apply voltage exceeding the power supply voltage to the terminal.

Furthermore, the pull-down resistor for the SIN, SCLK (in slave mode) and \overline{SS} (in SPI slave mode) terminals that are used as inputs can be incorporated by the mask options for P22, P20 and P23. When the pull-down resistor is not used, take care that a floating status does not occur.

Standard mask option (Type B, Type E and Type G)

The output specification of the I/O port is fixed as a complementary output. All the I/O port terminals have a built-in pull-down resistor.

Therefore, the output specification of the SOUT, SCLK (in master mode) and SRDY (in slave mode) terminals that are used as the serial interface outputs is a complementary output only. The SIN, SCLK (in slave mode) and \overline{SS} (in SPI slave mode) terminals that are used as inputs have a pull-down resistor.

Pull-down control when pull-down resistor is incorporated

When a pull-down resistor is incorporated at the serial input terminal, the pull-down resistor should be enabled/disabled using the pull-down control register of the I/O port.

SIN terminal: PUL22 register SCLK terminal: PUL20 register SS terminal: PUL23 register

Refer to Section 4.5, "I/O Ports," for controlling the pull-down resistors.

4.10.4 Operating mode of serial interface

The serial interface supports three operating modes: master mode, slave mode and SPI slave mode.

Master mode

Master mode is provided to use the S1C6F632 as the master device for serial transfer. In this mode, the serial interface uses the internal clock supplied from the clock manager as the synchronous clock for serial transfer. The synchronous clock is also output from the SCLK (P20) terminal to the slave device. The ready signal sent from the slave device should be input through an I/O port (in input mode) and it should be read with software to control data transfer.

The S1C6F632 set to master mode is also used as an SPI master device. The \overline{SS} (Slave Select) signal should be output by controlling an I/O port (in output mode) with software.

Slave mode

Slave mode is provided to use the S1C6F632 as a slave device for serial transfer. In this mode, the serial interface inputs the synchronous clock that is sent by the external master device from the SCLK terminal to perform serial transfer. For the master device to control data transfer, the serial interface can output a ready signal indicating that it is ready to transfer from the SRDY terminal by hardware control.

SPI slave mode

SPI slave mode is provided to use the S1C6F632 as an SPI slave device. In this mode, the serial interface inputs the synchronous clock that is sent by the external master device from the SCLK terminal to perform serial transfer. The SPI master device outputs the \overline{SS} (Slave Select) signal to select a slave device. SPI slave mode supports the \overline{SS} signal input.

Sample basic serial connection diagrams are shown in Figure 4.10.4.1.




Figure 4.10.4.1 Sample basic connection of serial input/output terminals

The SMOD, ENCS and ESREADY registers are used for setting the mode.

Master mode: SMOD = "1," ENCS = "0," ESREADY = "0" Slave mode: SMOD = "0," ENCS = "1," ESREADY = "1" SPI slave mode: SMOD = "0," ENCS = "1," ESREADY = "0"

Table 4.10.4.1 lists the combination of mode settings and used terminal configurations.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)

ESIF	SMOD	ENCS	ESREADY	ESOUT	Mode	P20 terminal	P21 terminal	P22 terminal	P23 terminal		
1	1	1	1	*	Master mode		Proh	ibited			
1	1	*	0	1		SCLK (O)	SOUT (O)	SIN (I)	P23 (I/O)		
1	1	0	1	1		SCLK (O)	SOUT (O)	SIN (I)	P23 (I/O)		
1	1	*	0	0		SCLK (O)	P21 (I/O)	SIN (I)	P23 (I/O)		
1	1	0	1	0		SCLK (O)	P21 (I/O)	SIN (I)	P23 (I/O)		
1	0	1	1	1	Slave mode	SCLK (I)	SOUT (O)	SIN (I)	SRDY (O)		
1	0	1	1	0		SCLK (I)	P21 (I/O)	SIN (I)	SRDY (O)		
1	0	0	*	1		SCLK (I)	SOUT (O)	SIN (I)	P23 (I/O)		
1	0	0	*	0		SCLK (I)	P21 (I/O)	SIN (I)	P23 (I/O)		
1	0	1	0	1	SPI slave mode	SCLK (I)	SOUT (O)	SIN (I)	SS (I)		
1	0	1	0	0]	SCLK (I)	P21 (I/O)	SIN (I)	SS (I)		
0	*	*	*	*	Serial I/F not used	P20 (I/O)	P21 (I/O)	P22 (I/O)	P23 (I/O)		

Table 4.10.4.1 Mode settings and configurations of serial interface terminals

4.10.5 Setting synchronous clock

Controlling clock manager

When the serial interface is used in master mode, it uses the internal clock supplied from the clock manager as the synchronous clock for serial transfer. The clock manager generates six serial interface clocks by dividing the OSC1 or OSC3 clock. The synchronous clock used in master mode can be selected from seven types (the above six clocks and the programmable timer 1 output clock). Use the SIFCKS0–SIFCKS2 register to select one of them as shown in Table 4.10.5.1.

Tab	Table 4.10.5.1 Serial interface clock frequencies								
SIFCKS2	SIFCKS1	SIFCKS0	SIF clock (master mode)						
1	1	1	fosc3 / 4 *						
1	1	0	fosc3 / 2 *						
1	0	1	fosc3 / 1 *						
1	0	0	Programmable timer 1 *						
0	1	1	fosc1 / 4 (8 kHz)						
0	1	0	fosc1 / 2 (16 kHz)						
0	0	1	fosc1 / 1 (32 kHz)						
0	0	0	Off (slave mode) *						

Table 4.10.5.1 Serial interface clock frequencies

fosc1: OSC1 oscillation frequency. () indicates the frequency when fosc1 = 32 kHz. fosc3: OSC3 oscillation frequency

* The maximum clock frequency is limited to 1 MHz.

When programmable timer 1 is selected, the programmable timer 1 underflow signal is divided by 2 before it is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.9, "Programmable Timer" for controlling the programmable timer.

Fix SIFCKS0–SIFCKS2 at "000B" in slave mode.

At initial reset, "internal clock Off (slave mode)" is selected.

Selecting the synchronous clock format

The format (polarity and phase) of the synchronous clock for the serial interface can be configured using the SCPS0–SCPS1 register.

			-
SCPS1	SCPS0	Polarity	Phase
1	1	Negative (SCLK)	Rising edge ()
1	0	Negative (SCLK)	Falling edge (٦_)
0	1	Positive (SCLK)	Falling edge (¬∟)
0	0	Positive (SCLK)	Rising edge ()

Table 4.10.5.2 Configuration of synchronous clock format

At initial reset, the clock polarity is set to positive and the phase is set to the rising edge. See Figure 4.10.6.2 for the data transfer timings by the synchronous clock format selected.

4.10.6 Data input/output and interrupt function

The serial interface of S1C6F632 can input/output data via the internal 8-bit shift register. The shift register operates by synchronizing with either the synchronous clock output from the SCLK (P20) terminal (master mode), or the synchronous clock input to the SCLK (P20) terminal (slave mode). The serial interface generates an interrupt on completion of the 8-bit serial data input/output. Detection of serial data input/output is done by counting of the synchronous clock SCLK; the clock completes input/output operation when 8 counts (equivalent to 8 cycles) have been made and then generates an interrupt.

The serial data input/output procedure is explained below:

Serial data output procedure and interrupt

The S1C6F632 serial interface is capable of outputting parallel data as serial data, in units of 8 bits. By setting the parallel data to the data registers SD0–SD3 and SD4–SD7 and writing "1" to SCTRG bit, it synchronizes with the synchronous clock and the serial data is output to the SOUT (P21) terminal. The synchronous clock used here is as follows: in master mode, internal clock which is output to the SCLK (P20) terminal while in slave mode, external clock which is input from the SCLK (P20) terminal. Shift timing of serial data is as follows:

• When positive polarity (SCPS1 = "0") is selected for the synchronous clock:

The serial data output to the SOUT (P21) terminal changes at the rising edge of the clock input or output from/to the SCLK (P20) terminal. The data in the shift register is shifted at the rising edge of the SCLK signal when the SCPS0 register is "0" or at the falling edge of the SCLK signal when the SCPS0 register is "1."

• When negative polarity (SCPS1 = "1") is selected for the synchronous clock:

The serial data output to the SOUT (P21) terminal changes at the falling edge of the clock input or output from/to the \overline{SCLK} (P20) terminal. The data in the shift register is shifted at the falling edge of the \overline{SCLK} signal when the SCPS0 register is "0" or at the rising edge of the \overline{SCLK} signal when the SCPS0 register is "1."

When the output of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF is set to "1" and an interrupt occurs. Moreover, the interrupt can be masked by the interrupt mask register EISIF. However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after output of the 8-bit data.

Serial data input procedure and interrupt

The S1C6F632 serial interface is capable of inputting serial data as parallel data, in units of 8 bits. The serial data is input from the SIN (P22) terminal, synchronizes with the synchronous clock, and is sequentially read in the 8-bit shift register. The synchronous clock used here is the internal clock in master mode or the external clock in slave mode.

Shift timing of serial data is as follows:

• When positive polarity (SCPS1 = "0") is selected for the synchronous clock:

The serial data is read into the built-in shift register at the rising edge of the SCLK signal when the SCPS0 register is "0" or at the falling edge of the SCLK signal when the SCPS0 register is "1." The shift register is sequentially shifted as the data is fetched.

• When negative polarity (SCPS1 = "1") is selected for the synchronous clock:


The serial data is read into the built-in shift register at the falling edge of the \overline{SCLK} signal when the SCPS0 register is "0" or at the rising edge of the \overline{SCLK} signal when the SCPS0 register is "1." The shift register is sequentially shifted as the data is fetched.

When the input of the 8-bit data from SD0 to SD7 is completed, the interrupt factor flag ISIF is set to "1" and an interrupt is generated. Moreover, the interrupt can be masked by the interrupt mask register EISIF. However, regardless of the interrupt mask register setting, the interrupt factor flag is set to "1" after input of the 8-bit data.

The data input in the shift register can be read from data registers SD0–SD7 by software.

Serial data input/output permutation

The S1C6F632 allows the input/output permutation of serial data to be selected by the SDP register as to either LSB first or MSB first. The block diagram showing input/output permutation in case of LSB first and MSB first is provided in Figure 4.10.6.1. The SDP register should be set before setting data to SD0–SD7.



SRDY signal

When the S1C6F632 serial interface is used in the slave mode, the SRDY signal is used to indicate whether the internal serial interface is ready to transmit or receive data for the master side (external) serial device. The SRDY signal is output from the SRDY (P23) terminal. When using the SRDY output in slave mode, write "1" to the ENCS and ESREADY registers (this signal cannot be used in SPI slave mode).

Output timing of SRDY signal is as follows:

• When positive polarity (SCPS1 = "0") is selected for the synchronous clock:

The SRDY signal goes "1" (high) when the S1C6F632 serial interface is ready to transmit or receive data; normally, it is at "0" (low).

The SRDY signal changes from "0" to "1" immediately after "1" is written to SCTRG and returns from "1" to "0" when "1" is input to the SCLK (P20) terminal (i.e., when the serial input/output begins transmitting or receiving data). Moreover, when high-order data is read from or written to SD4–SD7, the SRDY signal returns to "0."


• When negative polarity (SCPS1 = "1") is selected for the synchronous clock:


The SRDY signal goes "0" (low) when the S1C6F632 serial interface is ready to transmit or receive data; normally, it is at "1" (high).

The SRDY signal changes from "1" to "0" immediately after "1" is written to SCTRG and returns from "0" to "1" when "0" is input to the SCLK (P20) terminal (i.e., when the serial input/output begins transmitting or receiving data). Moreover, when high-order data is read from or written to SD4–SD7, the SRDY signal returns to "1."

Timing chart

The S1C6F632 serial interface timing charts are shown in Figures 4.10.6.2.





4.10.7 Data transfer in SPI mode

The serial interface supports serial data transfer in SPI mode.

This mode has the same serial master and slave functions and control method except that the SRDY output cannot be used when P23 is configured to the \overline{SS} terminal. Refer to Section 4.10.4, "Operating mode of serial interface," and Section 4.10.6, "Data input/output and interrupt function," for these common descriptions.

SPI slave device

When using the S1C6F632 as an SPI slave device, set the serial interface to SPI slave mode.

ESIF = "1," SMOD = "0," ENCS = "1," ESREADY = "0," ESOUT = "1" (when SOUT is used)

The P23 terminal functions as the \overline{SS} (Slave Select) signal input terminal.

To perform data transfer in this mode, write "1" to SCTRG to enable the serial interface to transmit/ receive data the same as the slave mode described above. The serial interface starts data transfer when the external master device outputs the synchronous clock to the SCLK terminal after it asserts the slave select signal (set to low) input to the \overline{SS} (P23) terminal. The external device must hold the \overline{SS} signal (P23 terminal) active while data is being transferred. When the \overline{SS} signal is inactive, the serial interface does not start data transfer even if the synchronous clock is input to the SCLK terminal.

SPI master device

When using the S1C6F632 as an SPI master device, set the serial interface to master mode.

ESIF = "1," SMOD = "1," ENCS = "0," ESREADY = "0," ESOUT = "1" (when SOUT is used)

The \overline{SS} signal output terminal is not available in master mode, set an I/O port to output mode and use it as the \overline{SS} signal output terminal. The \overline{SS} signal must be set to low before writing "1" to SCTRG and hold that active level while data is being transferred. After 8-bit data is transmitted/received, set the \overline{SS} signal to high.

Timing chart

The data transfer timing chart in SPI mode is shown in Figures 4.10.7.1.




Figure 4.10.7.1 Timing chart in SPI mode (when SCPS1 = SCPS0 = "0")

- Notes: The S1C6F632 serial interface does not have a transmit buffer and a receive buffer, therefore, data transfer must be processed in every one-byte transfer. The interrupt factor flag is set after a transfer for one byte has been completed. A start of data transfer from/to the SPI device cannot be used as a trigger to start the interrupt handler.
 - If the \overline{SS} signal becomes inactive during data transfer in SPI slave mode or if the master device outputs the SCLK signal before it asserts the \overline{SS} signal, the serial interface cannot transmit/ receive data normally.

4.10.8 I/O memory of serial interface

Table 4.10.8.1 shows the I/O addresses and the control bits for the serial interface.

		Reg	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	<u> </u>		0.50/0/		General	0	1	0	General-purpose register
	General	SIFCKS2	SIFCKS1	SIFCKSO	SIFCKS2	0			Serial I/F $\begin{bmatrix} SIFCKS2-0 \end{bmatrix} \begin{bmatrix} 0 & 1 & 2 & 3 \\ \hline \hline$
FF14H					SIFCKS1	0			clock frequency Off/External fosc1 fosc1/2 fosc1/4
	R/W				SIFCKS0	0			SIFCKS2-0] 4 5 6 7
					PUL23	1	On	Off	
					FUL23	1	On	Oli	P23 pull-down control register \overline{SS} pull-down control register when SIF (slave, \overline{SS}) is used
	PUL23	PUL22	PUL21	PUL20					functions as a general-purpose register when SIF (slave, SRDY)
	FUL23	FULZZ	FULZI	FUL20					or FOUT is used
					PUL22	1	On	Off	P22 pull-down control register
FF2AH									SIN pull-down control register when SIF is used
					PUL21	1	On	Off	P21 pull-down control register
		B	/W		DUI 00		•	0"	functions as a general-purpose register when SIF (SOUT) is used
					PUL20	1	On	Off	P20 pull-down control register
									SCLK (I) pull-down control register when SIF (slave) is used functions as a general-purpose register when SIF (master) is used
			1		SMT23	1	Schmitt	CMOS	P23 input interface level select register
									\overline{SS} input I/F level select register when SIF (slave, \overline{SS}) is used
	SMT23	SMT22	SMT21	SMT20					functions as a general-purpose register when SIF (slave, SRDY)
									or FOUT is used
FF2BH					SMT22	1	Schmitt	CMOS	P22 input interface level select register
					ONTO		0	01100	SIN input interface level select register when SIF is used
					SMT21	1	Schmitt	CMOS	P21 input interface level select register functions as a general-purpose register when SIF (SOUT) is used
	R/W				SMT20	1	Schmitt	CMOS	P20 input interface level select register
				011120		Sommu		SCLK (I) input I/F level select register when SIF (slave) is used	
									functions as a general-purpose register when SIF (master) is used
					0 *3	- *2			Unused
	0	ESOUT	SCTRG	ESIF	ESOUT	0	Enable	Disable	SOUT enable
FF58H					SCTRG	0	Trigger	Invalid	Serial I/F clock trigger (writing)
	R		R/W		ESIF	0	Run SIF	Stop I/O	Serial I/F clock status (reading) Serial I/F enable (P2 port function selection)
			I		SCPS1	0	SIF	1/0	Serial I/F clock [SCPS1,0] 0 1 2 3 Polarity P P N N
	SCPS1	SCPS0	SDP	SMOD	SCPS0	0	Ţ	ſ	format selection phase P N N
FF59H	594				SDP	0	MSB first	LSB first	Serial I/F data input/output permutation
		н,	/W		SMOD	0	Master	Slave	Serial I/F mode selection
					0 *3	_ *2			Unused
	0	0	ESREADY	ENCS	0 *3	_ *2			Unused Slave Master P23 port (SMOD=0) (SMOD=1)
FF5AH					ESREADY	0	SRDY	SS	ESREADY ENCS P23 P23
		R	В	W	ENCS	0	SIF	I/O	function selection $1000000000000000000000000000000000000$
					21100	Ũ	011	1/0	Serial I/F enable 0 1 SS I/O (P23 function selection) 1 1 SRDY Prohibited
	000	600	0.04	000	SD3	- *2	High	Low	☐ MSB
FF5BH	SD3	SD2	SD1	SD0	SD2	_ *2	High	Low	Serial I/F transmit/receive data (low-order 4 bits)
		R	/W		SD1	- *2	High	Low	
		10			SD0	- *2	High	Low	
	SD7	SD6	SD5	SD4	SD7 SD6	_ *2 _ *2	High High	Low Low	MSB
FF5CH		1	1	1	SD6 SD5	- *2 - *2	High	Low	Serial I/F transmit/receive data (high-order 4 bits)
		R	/W		SD4	- *2	High	Low	
	Conorri	Concert	Conord	EISIF	General	0	1	0	General-purpose register
FFEAH	General	General	General	LISIL	General	0	1	0	General-purpose register
		R	/W		General	0	1	0	General-purpose register
		10			EISIF	0	Enable	Mask	Interrupt mask register (Serial interface)
	0	0	0	ISIF	0 *3 0 *3	_ *2 _ *2	(R) Yes	(R)	Unused Unused
FFFAH		I	1		0 *3	- *2 - *2	(W)	<u>No</u> (W)	Unused
		R		R/W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial interface)
*1 Initio	al value at initial reset *2 Not set in the circuit *3 Constantly "0" when being read								

Table 4.10.8.1 Control bits of serial interface

SIFCKS0–SIFCKS2: Serial interface clock frequency select register (FF14H•D0–D2)

Selects the synchronous clock frequency in master mode.

SIFCKS2	SIFCKS1	SIFCKS0	SIF clock (master mode)						
1	1	1	fosc3 / 4 *						
1	1	0	fosc3 / 2 *						
1	0	1	fosc3 / 1 *						
1	0	0	Programmable timer 1 *						
0	1	1	fosc1 / 4 (8 kHz)						
0	1	0	fosc1 / 2 (16 kHz)						
0	0	1	fosc1 / 1 (32 kHz)						
0	0	0	Off (slave mode) *						

 Table 4.10.8.2
 Serial interface clock frequencies

fosc1: OSC1 oscillation frequency. () indicates the frequency when fosc1 = 32 kHz. fosc3: OSC3 oscillation frequency

* The maximum clock frequency is limited to 1 MHz.

When programmable timer 1 is selected, the programmable timer 1 underflow signal is divided by 2 before it is used as the synchronous clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.9, "Programmable Timer" for controlling the programmable timer.

Fix at "000B" in slave mode.

At initial reset, this register is set to "000B."

PUL20: SCLK (P20) pull-down control register (FF2AH•D0) PUL22: SIN(P22) pull-down control register (FF2AH•D2)

PUL23: SS (P23) pull-down control register (FF2AH•D3)

Enables the pull-down of the SIN, SCLK (in slave mode) and \overline{SS} (in SPI slave mode) terminals.

When "1" is written: Pull-down On When "0" is written: Pull-down Off Reading: Valid

Enables or disables the pull-down resistors built into the SIN (P22), SCLK (P20) and \overline{SS} (P23) terminals. (Pull-down resistor is only built in the port selected by mask option.)

The SCLK and \overline{SS} pull-down resistors are effective only in slave mode or SPI slave mode. In master mode, the PUL20 and PUL23 registers can be used as general purpose registers. At initial reset, these registers are set to "1" and pull-down goes on.

SMT20: SCLK (P20) input interface level select register (FF2BH•D0) SMT22: SIN (P22) input interface level select register (FF2BH•D2) SMT23: SS (P23) input interface level select register (FF2BH•D3)

Selects the input interface level of the SIN, SCLK (in slave mode) and \overline{SS} (in SPI slave mode) terminals.

When "1" is written: CMOS Schmitt level When "0" is written: CMOS level Reading: Valid

Sets the input interface level of the SIN (P22), SCLK (P20) and \overline{SS} (P23) terminals.

The SCLK and \overline{SS} input interface level settings are effective only in slave mode or SPI slave mode. In master mode, the SMT20 and SMT23 registers can be used as general purpose registers.

At initial reset, these registers are set to "1" and the ports are configured with a CMOS Schmitt level input interface.

ESIF: Serial interface enable register (P2 port function selection) (FF58H•D0)

Sets P20–P23 to the input/output port for the serial interface.

When "1" is written: Serial interface When "0" is written: I/O port Reading: Valid

When "1" is written to the ESIF register, P20, P21, P22 and P23 function as SIN, SOUT, SCLK and SRDY or SS, respectively.

In slave mode, the P23 terminal functions as SRDY output or \overline{SS} input terminal, while in master mode, it functions as the I/O port terminal.

At initial reset, this register is set to "0."

SCTRG: Clock trigger/status (FF58H•D1)

This is a trigger to start input/output of synchronous clock (SCLK).

• When writing

When "1" is written: Trigger When "0" is written: No operation

When this trigger is supplied to the serial interface activating circuit, the synchronous clock (SCLK) input/output is started.

As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning.

Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

• When reading

When "1" is read: RUN (during input/output the synchronous clock) When "0" is read: STOP (the synchronous clock stops)

When this bit is read, it indicates the status of serial interface clock.

After "1" is written to SCTRG, this value is latched till serial interface clock stops (8 clock counts). Therefore, if "1" is read, it indicates that the synchronous clock is in input/output operation. When the synchronous clock input/output is completed, this latch is reset to "0." At initial reset, this bit is set to "0."

ESOUT: SOUT enable register (FF58H•D2)

Enables serial data output from the P21 port.

When "1" is written: Enabled (SOUT) When "0" is written: Disabled (I/O port) Reading: Valid

When serial data output is not used, the SOUT output can be disabled to use P21 as an I/O port. When performing serial output, write "1" to ESOUT to set P21 as the SOUT output port. At initial reset, this register is set to "0."

SMOD: Operating mode select register (FF59H•D0)

Selects the serial interface operating mode from master mode and slave mode.

When "1" is written: Master mode When "0" is written: Slave mode Reading: Valid

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)

In master mode, the serial interface uses the internal clock (selected in the clock manager) as the synchronous clock for serial transfer. The synchronous clock is also output from the SCLK (P20) terminal to control the external serial interface (slave device). In slave mode, the serial interface inputs the synchronous clock that is sent by the external serial interface (master device) from the SCLK terminal to perform serial transfer. Master mode is selected by writing "1" to SMOD, and slave mode is selected by writing "0." At initial reset, this register is set to "0."

SDP: Data input/output permutation select register (FF59H•D1)

Selects the serial data input/output permutation.

When "1" is written: MSB first When "0" is written: LSB first Reading: Valid

Select whether the data input/output permutation will be MSB first or LSB first. At initial reset, this register is set to "0."

SCPS0, SCPS1: Clock format select register (FF59H•D2, D3)

Selects the timing for reading in the serial data input from the SIN (P22) terminal.

SCPS1	SCPS0	Polarity	Phase						
1	1	Negative (SCLK)	Rising edge ()						
1	0	Negative (SCLK)	Falling edge (,)						
0	1	Positive (SCLK)	Falling edge (¬∟)						
0	0	Positive (SCLK)	Rising edge ()						

Table 4.10.8.3 Configuration of synchronous clock format

• When positive polarity (SCPS1 = "0") is selected for the synchronous clock:

During receiving, the serial data is read into the built-in shift register at the rising edge of the SCLK signal when the SCPS0 register is "0" or at the falling edge of the SCLK signal when the SCPS0 register is "1." The shift register is sequentially shifted as the data is fetched.

During transmitting, the serial data output to the SOUT (P21) terminal changes at the rising edge of the clock input or output from/to the SCLK (P20) terminal. The data in the shift register is shifted at the rising edge of the SCLK signal when the SCPS0 register is "0" or at the falling edge of the SCLK signal when the SCPS0 register is "1."

• When negative polarity (SCPS1 = "1") is selected for the synchronous clock:

During receiving, the serial data is read into the built-in shift register at the falling edge of the $\overline{\text{SCLK}}$ signal when the SCPS0 register is "0" or at the rising edge of the $\overline{\text{SCLK}}$ signal when the SCPS0 register is "1." The shift register is sequentially shifted as the data is fetched.

During transmitting, the serial data output to the SOUT (P21) terminal changes at the falling edge of the clock input or output from/to the \overline{SCLK} (P20) terminal. The data in the shift register is shifted at the falling edge of the \overline{SCLK} signal when the SCPS0 register is "0" or at the rising edge of the \overline{SCLK} signal when the SCPS0 register is "1."

At initial reset, this register is set to "0."

ENCS: Serial interface enable register (P23 port function selection) (FF5AH•D0)

Enables the serial input/output function of P23. Use this register with ESREADY.

When "1" is written: Enabled (Serial interface) When "0" is written: Disabled (I/O port) Reading: Valid

When ENCS is enabled, the P23 terminal can be used as SRDY output or \overline{SS} input terminal in slave mode (SMOD = "0").

At initial reset, this register is set to "0."

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (Serial Interface)

ESREADY: P23 port function select register (FF5AH•D1)

Selects the P23 port function when ENCS = "1."

When "1" is written: SRDY output When "0" is written: SS input Reading: Valid

The P23 port function can be selected from SRDY output and \overline{SS} input in slave mode (SMOD = "0"). At initial reset, this register is set to "0."

Slave mode:	SMOD = "0"		Master mode	: SMOD = "1"	
ESREADY	ENCS	P23 terminal	ESREADY	ENCS	P23 terminal
*	0	P23 (I/O)	*	0	P23 (I/O)
0	1	SS (I)	0	1	P23 (I/O)
1	1	SRDY (O)	1	1	Prohibited

 Table 4.10.8.4
 Selecting P23 port function

SD0–SD3, SD4–SD7: Serial interface data register (FF5BH, FF5CH)

These registers are used for writing and reading serial data.

• When writing

When "1" is written: High level When "0" is written: Low level

Write data to be output in these registers. The register data is converted into serial data and output from the SOUT (P21) terminal; data bits set at "1" are output as high (VDD) level and data bits set at "0" are output as low (VSS) level.

• When reading

When "1" is read: High level When "0" is read: Low level

The serial data input from the SIN (P22) terminal can be read from these registers.

The serial data input from the SIN (P22) terminal is converted into parallel data, as a high (VDD) level bit into "1" and as a low (VSS) level bit into "0," and is loaded to these registers. Perform data reading only while the serial interface is not running (i.e., the synchronous clock is neither being input or output). At initial reset, these registers are undefined.

EISIF: Interrupt mask register (FFEAH•D0)

Masking the interrupt of the serial interface can be selected with this register.

When "1" is written: Enabled When "0" is written: Masked Reading: Valid

With this register, it is possible to select whether the serial interface interrupt is to be masked or not. At initial reset, this register is set to "0."

ISIF: Interrupt factor flag (FFFAH•D0)

This flag indicates the occurrence of serial interface interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred When "1" is written: Flag is reset

When "0" is written: Invalid

From the status of this flag, the software can decide whether the serial interface interrupt. This flag is set to "1" after an 8-bit data input/output even if the interrupt is masked. This flag is reset to "0" by writing "1" to it.

After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

At initial reset, this flag is set to "0."

4.10.9 Programming notes

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger.

Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous clock SCLK is external clock, start to input the external clock after the trigger.

- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0–SD7.
- (4) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when the programmable timer is used as the clock source or the serial interface is used in slave mode.
- (5) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.11 Sound Generator


4.11.1 Configuration of sound generator

The S1C6F632 has a built-in sound generator for generating a buzzer signal.

Hence, the generated buzzer signal can be output from the BZ terminal.

Aside permitting the respective setting of the buzzer signal frequency and sound level to 8 stages, it permits the adding of a digital envelope by means of duty ratio control. It also has a one-shot output function for outputting key operated sounds.

Figure 4.11.1.1 shows the configuration of the sound generator.



Note: If the BZ terminal is used to drive an external component that consumes a large amount of current such as a bipolar transistor, design the pattern of traces on the printed circuit board so that the operation of the external component does not affect the IC power supply. Refer to <Output Terminals> in Section 6.3, "Precautions on Mounting," for more information.

4.11.2 Controlling clock manager

To generate the buzzer signal, the clock for the sound generator must be supplied from the clock manager by writing "1" to the SGCKE register in advance.

Tuble 4.11.2.1 Controlling sound generator clock									
SGCKE	Sound generator clock								
1	1 Programmable dividing circuit input clock: fosc1 (32 kHz)								
	One-shot buzzer control circuit input clock: fosc1 / 128 (256 Hz								
0	Off								

Table 4.11.2.1 Controlling sound generator clock

If it is not necessary to run the sound generator, stop the clock supply by setting SGCKE to "0" to reduce current consumption.

4.11.3 Control of buzzer output

The BZ signal generated by the sound generator is output from the P03 (BZ) terminal by setting "1" for the buzzer output enable register BZE. The I/O control register IOC03 and data register P03 settings are ineffective while the BZ signal is being output.

When BZE is set to "0," the P03 port is configured as a general-purpose DC input/output port.




Fig. 4.11.3.1 Buzzer signal output timing chart

Note: Since it generates the buzzer signal that is out of synchronization with the BZE register, hazards may at times be produced when the signal goes on/off due to the setting of the BZE register.

4.11.4 Setting of buzzer frequency and sound level

The divided signal of the OSC1 oscillation clock (32.768 kHz) is used for the buzzer signal and it is set up such that 8 types of frequencies can be selected by changing this division ratio. Frequency selection is done by setting the buzzer frequency select register BZFQ0–BZFQ2 as shown in Table 4.11.4.1.

BZFQ2	BZFQ1	BZFQ0	Buzzer frequency (Hz)						
0	0	0	4096.0						
0	0	1	3276.8						
0	1	0	2730.7						
0	1	1	2340.6						
1	0	0	2048.0						
1	0	1	1638.4						
1	1	0	1365.3						
1	1	1	1170.3						

Table 4.11.4.1 Buzzer signal frequency setting

The buzzer sound level is changed by controlling the duty ratio of the buzzer signal.

The duty ratio can be selected from among the 8 types shown in Table 4.11.4.2 according to the setting of the buzzer duty select register BDTY0–BDTY2.

	Duty ratio by buzzer frequency (Hz)									
Level	BDTY2	BDTY1	BDTY0	4096.0	3276.8	2730.7	2340.6			
				2048.0	1638.4	1365.3	1170.3			
Level 1 (Max.)	0	0	0	8/16	8/20	12/24	12/28			
Level 2	0	0	1	7/16	7/20	11/24	11/28			
Level 3	0	1	0	6/16	6/20	10/24	10/28			
Level 4	0	1	1	5/16	5/20	9/24	9/28			
Level 5	1	0	0	4/16	4/20	8/24	8/28			
Level 6	1	0	1	3/16	3/20	7/24	7/28			
Level 7	1	1	0	2/16	2/20	6/24	6/28			
Level 8 (Min.)	1	1	1	1/16	1/20	5/24	5/28			

Table 4.11.4.2 Duty ratio setting

When the high level output time has been made TH and when the low level output time has been made TL due to the ratio of the pulse width to the pulse synchronization, the duty ratio becomes TH/(TH+TL). When BDTY0–BDTY2 have all been set to "0," the duty ratio becomes maximum and the sound level also becomes maximum. Conversely, when BDTY0–BDTY2 have all been set to "1," the duty ratio becomes minimum and the sound level also becomes minimum.

The duty ratio that can be set is different depending on the frequency that has been set, so see Table 4.11.4.2.




Fig. 4.11.4.1 Duty ratio of the buzzer signal waveform

Note: When a digital envelope has been added to the buzzer signal, the BDTY0–BDTY2 settings will be invalid due to the control of the duty ratio.

4.11.5 Digital envelope

A digital envelope for duty control can be added to the buzzer signal.

The envelope can be controlled by staged changing of the same duty envelope as detailed in Table 4.11.4.2 in the preceding item from level 1 (maximum) to level 8 (minimum).

The addition of an envelope to the buzzer signal can be done by writing "1" into ENON, but when "0" has been written it is not added.

When a buzzer signal output is begun (writing "1" into BZE) after setting ENON, the duty ratio shifts to level 1 (maximum) and changes in stages to level 8.

When attenuated down to level 8 (minimum), it is retained at that level. The duty ratio can be returned to maximum, by writing "1" into register ENRST during output of a envelope attached buzzer signal. The envelope attenuation time (time for changing of the duty ratio) can be selected by the register ENRTM. The time for a 1 stage level change is 62.5 msec (16 Hz), when "0" has been written into ENRTM and 125 msec (8 Hz), when to "1" has been written. However, there is also a max. 4 msec error from envelope ON, up to the first change.

Figure 4.11.5.1 shows the timing chart of the digital envelope.




Fig. 4.11.5.1 Timing chart for digital envelope

4.11.6 One-shot output

The sound generator has a one-shot output function for outputting a short duration buzzer signal for key operation sounds and similar effects. Either 125 msec or 31.25 msec can be selected by SHTPW register for one-shot buzzer signal output time.

The output of the one-shot buzzer is controlled by writing "1" into the one-shot buzzer trigger BZSHT. When this trigger has been assigned, a buzzer signal in synchronization with the internal 256 Hz signal is output from the buzzer output terminal. Thereafter, when the set time has elapsed, a buzzer signal in synchronization with the 256 Hz signal goes off in the same manner as for the start of output. The BZSHT also permits reading. When BZSHT is "1," the one-shot output circuit is in operation (during one-shot output) and when it is "0," it shows that the circuit is in the ready (outputtable) status.

In addition, it can also terminate one-shot output prior to the elapsing of the set time. This is done by writing a "1" into the one-shot buzzer stop BZSTP. In this case as well, the buzzer signal goes off in synchronization with the 256 Hz signal.

When "1" is written to BZSHT again during a one-shot output, a new one-shot output for 125 msec or 31.25 msec starts from that point (in synchronization with the 256 Hz signal).

The one-shot output cannot add an envelope for short durations. However, the sound level can be set by selecting the duty ratio, and the frequency can also be set.

One-shot output is invalid during normal buzzer output (during BZE = "1").

Figure 4.11.6.1 shows timing chart for one-shot output.




Fig. 4.11.6.1 Timing chart for one-shot output

4.11.7 I/O memory of sound generator

Table 4.11.7.1 shows the I/O addresses and the control bits for the sound generator.

Address		Reg	ister						Commont
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	MDCKE	SGCKE	SWCKE	RTCKE	MDCKE	0	Enable	Disable	Integer multiplier clock enable
FF16H	MIDOILE	OUDIL	OWORL	mone	SGCKE	0	Enable	Disable	Sound generator clock enable
111011		D	W		SWCKE	0	Enable	Disable	Stopwatch timer clock enable
		Π/	~~		RTCKE	0	Enable	Disable	Clock timer clock enable
	ENRTM	ENRST	ENON	BZE	ENRTM	0	1 sec	0.5 sec	Envelope releasing time selection
FF44H		ENNOI	ENON	DZE	ENRST*3	Reset	Reset	Invalid	Envelope reset (writing)
114411	R/W	w	ь	W	ENON	0	On	Off	Envelope On/Off
	n/ W	vv	N	/ VV	BZE	0	Enable	Disable	Buzzer output enable
					0 *3	- *2			Unused
	0	BZSTP	BZSHT	SHTPW	BZSTP*3	0	Stop	Invalid	1-shot buzzer stop (writing)
FF45H					BZSHT	0	Trigger	Invalid	1-shot buzzer trigger (writing)
	R	w	B/	/W			Busy	Ready	1-shot buzzer status (reading)
					SHTPW	0	125 msec	31.25 msec	1-shot buzzer pulse width setting
	0	BZFQ2	BZFQ1	BZFQ0	0 *3	_ *2			Unused
FF46H	0	DZFQZ	DZFQI	DZFQU	BZFQ2	0			Buzzer $[BZFQ2-0] 0 1 2 3$ Frequency (Hz) 4096.0 3276.8 2730.7 2340.6
FF40H	В		R/W		BZFQ1	0			Frequency (Hz) 4096.0 3276.8 2730.7 2340.6 frequency [BZFQ2–0] 4 5 6 7
	n		n/ W		BZFQ0	0			selection Frequency (Hz) 2048.0 1638.4 1365.3 1170.3
	0	BDTY2	BDTY1	BDTY0	0 *3	- *2			Unused
FF47H	0	BUT 12	וזועם	BUITU	BDTY2	0			Deserve size of thete metic collection
FF4/ N	В		R/W		BDTY1	0			Buzzer signal duty ratio selection
	К		H/W		BDTY0	0			(refer to main manual)

Table 4.11.7.1 Control bits of sound generator

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

SGCKE: Sound generator clock enable register (FF16H•D2)

Controls the clock supply to the sound generator.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to SGCKE, the sound generator operating clock is supplied from the clock manager. If it is not necessary to run the sound generator, stop the clock supply by setting SGCKE to "0" to reduce current consumption.

At initial reset, this register is set to "0."

BZE: Buzzer output enable register (FF44H•D0)

Controls the buzzer signal output.

When "1" is written: Buzzer output On When "0" is written: Buzzer output Off Reading: Valid

When "1" is written to BZE, the BZ signal is output from the P03 (BZ) terminal. The I/O control register IOC03 and data register P03 settings are ineffective while the BZ signal is being output. When BZE is set to "0," the P03 port is configured as a general-purpose DC input/output port. At initial reset, this register is set to "0."

ENON: Envelope On/Off control register (FF44H•D1)

Controls the addition of an envelope onto the buzzer signal.

When "1" is written: On When "0" is written: Off Reading: Valid

Writing "1" to ENON causes an envelope to be added during buzzer signal output. When a "0" has been written, an envelope is not added.

At initial reset, this register is set to "0."

ENRST: Envelope reset (FF44H•D2)

Resets the envelope.

When "1" is written: Reset When "0" is written: No operation Reading: Always "0"

Writing "1" to ENRST resets envelope and the duty ratio becomes maximum. If an envelope has not been added (ENON = "0") and if no buzzer signal is being output, the reset becomes invalid. Writing "0" is also invalid.

This bit is dedicated for writing, and is always "0" for reading.

ENRTM: Envelope releasing time select register (FF44H•D3)

Selects the envelope releasing time that is added to the buzzer signal.

When "1" is written: 1.0 sec (125 msec \times 7 = 875 msec) When "0" is written: 0.5 sec (62.5 msec \times 7 = 437.5 msec) Reading: Valid

The releasing time of the digital envelope is determined by the time for converting the duty ratio. When "1" is written to ENRTM, it becomes 125 msec (8 Hz) units and when "0" is written, it becomes 62.5 msec (16 Hz) units.

At initial reset, this register is set to "0."

SHTPW: One-shot buzzer pulse width setting register (FF45H•D0)

Selects the output time of the one-shot buzzer.

When "1" is written: 125 msec When "0" is written: 31.25 msec Reading: Valid

Writing "1" to SHTPW causes the one-short output time to be set at 125 msec, and writing "0" causes it to be set to 31.25 msec. It does not affect normal buzzer output. At initial reset, this register is set to "0."

BZSHT: One-shot buzzer trigger/status (FF45H•D1)

Controls the one-shot buzzer output.

• When writing

When "1" is written: Trigger When "0" is written: No operation

Writing "1" to BZSHT causes the one-short output circuit to operate and a buzzer signal to be output. This output is automatically turned off after the time set by SHTPW has elapsed. The one-shot output is only valid when the normal buzzer output is off (BZE = "0") and will be invalid when the normal buzzer output is on (BZE = "1"). When a re-trigger is assigned during a one-shot output, the one-shot output time set with SHTPW is measured again from that point (time extension).

• When reading

When "1" is read: BUSY When "0" is read: READY

During reading BZSHT shows the operation status of the one-shot output circuit. During one-shot output, BZSHT becomes "1" and the output goes off, it shifts to "0." At initial reset, this bit is set to "0."

BZSTP: One-shot buzzer stop (FF45H•D2)

Stops the one-shot buzzer output.

When "1" is written: Stop When "0" is written: No operation Reading: Always "0"

Writing "1" to BZSTP permits the one-shot buzzer output to be turned off prior to the elapsing of the time set by SHTPW. Writing "0" is invalid and writing "1" is also invalid except during one-shot output. This bit is dedicated for writing, and is always "0" for reading.

BZFQ0-BZFQ2: Buzzer frequency select register (FF46H•D0-D2)

Selects the buzzer signal frequency.

Table 1.11.7.2 Duzzer signal frequency setting									
BZFQ2	BZFQ1	BZFQ0	Buzzer frequency (Hz)						
0	0	0	4096.0						
0	0	1	3276.8						
0	1	0	2730.7						
0	1	1	2340.6						
1	0	0	2048.0						
1	0	1	1638.4						
1	1	0	1365.3						
1	1	1	1170.3						

Table 4.11.7.2 Buzzer signal frequency setting

Select the buzzer frequency from among the above 8 types that have divided the oscillation clock. At initial reset, this register is set to "0."

BDTY0–BDTY2: Duty level select register (FF47H•D0–D2)

Selects the duty ratio of the buzzer signal as shown in Table 4.11.7.3.

Table 4.11.7.5 Duty ratio setting										
					Duty ratio by buzzer frequency (Hz)					
Level	BDTY2	BDTY1	BDTY0	4096.0	3276.8	2730.7	2340.6			
				2048.0	1638.4	1365.3	1170.3			
Level 1 (Max.)	0	0	0	8/16	8/20	12/24	12/28			
Level 2	0	0	1	7/16	7/20	11/24	11/28			
Level 3	0	1	0	6/16	6/20	10/24	10/28			
Level 4	0	1	1	5/16	5/20	9/24	9/28			
Level 5	1	0	0	4/16	4/20	8/24	8/28			
Level 6	1	0	1	3/16	3/20	7/24	7/28			
Level 7	1	1	0	2/16	2/20	6/24	6/28			
Level 8 (Min.)	1	1	1	1/16	1/20	5/24	5/28			

Table 4.11.7.3 Duty ratio setting

The sound level of this buzzer can be set by selecting this duty ratio.

However, when the envelope has been set to on (ENON = "1"), this setting becomes invalid. At initial reset, this register is set to "0."

4.11.8 Programming notes

- (1) Since it generates a buzzer signal that is out of synchronization with the BZE register, hazards may at times be produced when the signal goes on/off due to the setting of the BZE register.
- (2) The one-shot output is only valid when the normal buzzer output is off (BZE = "0") and will be invalid when the normal buzzer output is on (BZE = "1").

4.12 Integer Multiplier

4.12.1 Configuration of integer multiplier

The S1C6F632 has a built-in unsigned-integer multiplier. This multiplier performs 8 bits \times 8 bits of multiplication or 16 bits ÷ 8 bits of division and returns the results and three flag states. Figure 4.12.1.1 shows the configuration of the integer multiplier.




Fig. 4.12.1.1 Configuration of the integer multiplier

4.12.2 Controlling clock manager

The integer multiplier operates with the clock supplied by the clock manager (CPU operating clock selected by OSCC and CLKCHG). Before the integer multiplier can be run, write "1" to the MDCKE register to supply the operating clock to the integer multiplier.

<i>Table</i> 4.12	Table 4.12.2.1 Controlling integer multiplier clock									
MDCKE	Integer multiplier clock									
	When CLKCHG = "0": fosc1 (32 kHz									
	When OSCC = 1", CLKCHG = "1":	fosc3								
0	0 Off									

Table 4.12.2.1	Controlling	integer	multiplier clock	
----------------	-------------	---------	------------------	--

If it is not necessary to run the integer multiplier, stop the clock supply by setting MDCKE to "0" to reduce current consumption.

4.12.3 Multiplication mode

To perform a multiplication, set the multiplier to the source register (SR) and the multiplicand to the loworder 8 bits (DRL) of the destination register, then write "0" to the calculation mode select register (CALMD). The multiplication takes 10 CPU clock cycles from writing "0" to CALMD until the 16-bit product is loaded into the destination register (DRH and DRL). At the same time the result is loaded, the operation flags (NF, VF and ZF) are updated.

The following shows the conditions that change the operation flag states and examples of multiplication.

N flag: Set when the MSB of DRH is "1" and reset when it is "0."

V flag: Always reset after a multiplication.

Z flag: Set when the 16-bit value in DRH/DRL is 0000H and reset when it is not 0000H.

<examples< th=""><th>of</th><th>multiplication></th></examples<>	of	multiplication>
---	----	-----------------

DRL (multiplicand)	<u>SR (multiplier)</u>	DRH/DRL (product)	<u>NF</u>	VF	ZF	
00H	64H	0000H	0	0	1	
64H	58H	2260H	0	0	0	
C8H	58H	44C0H	0	0	0	
C8H	A5H	80E8H	1	0	0	

4.12.4 Division mode

To perform a division, set the divisor to the source register (SR) and the dividend to the destination register (DRH and DRL), then write "1" to the calculation mode select register (CALMD). The division takes 10 CPU clock cycles from writing "1" to CALMD until the quotient is loaded into the low-order 8 bits (DRL) of the destination register and the remainder is loaded into the high-order 8 bits (DRH) of the destination register. At the same time the result is loaded, the operation flags (NF, VF and ZF) are updated.

However, when an overflow results (if the quotient exceeds the 8-bit range), the destination register (DRH and DRL) does not change its contents as it maintains the dividend.

The following shows the conditions that change the operation flag states and examples of division.

N flag: Set when the MSB of DRL is "1" and reset when it is "0."

V flag: Set when the quotient exceeds the 8-bit range and reset when it is within the 8-bit range. Z flag: Set when the 8-bit value in DRL is 00H and reset when it is not 00H.

<Examples of division>

DRH/DRL (dividend)	<u>SR (divisor)</u>	DRL (quotient)	<u>DRH (remainder)</u>	NF	VF	ZF
1A16H	64H	42H	4EH	0	0	0
332CH	64H	83H	00H	1	0	0
0000H	58H	00H	00H	0	0	1
2468H	13H	68H	24H	1	1	0

In the example of "2468H" ÷ "13H" shown above, DRH/DRL maintains the dividend because the quotient overflows the 8-bit. To get the correct results when an overflow has occurred, perform the division with two steps as shown below.

1. Divide the high-order 8 bits of the dividend (24H) by the divisor (13H) and then store the quotient (01H) to memory.

DRH/DRL (dividend)	<u>SR (divisor)</u>	DRL (quotient)	<u>DRH (remainder)</u>	NF	VF	ZF
0024H	13H	01H	11H	0	0	0

2. Keep the remainder (11H) in DRH and load the low-order 8 bits of the dividend (68H) to DRL, then perform division again.

DRH/DRL (dividend)	<u>SR (divisor)</u>	DRL (quotient)	<u>DRH (remainder)</u>	NF	VF	<u>ZF</u>
1168H	13H	EAH	0AH	1	0	0

The correct result is obtained as the quotient = 01EAH (the first and second results of DRL are merged) and the remainder = 0AH. However, since the operation flags (NF/VF/ZF) are changed in each step, they cannot indicate the states according to the final operation results.

Note: Make sure that the division results are correct using software as the hardware does not check.

4.12.5 Execution cycle

Both the multiplication and division take 10 CPU cycles for an operation. Therefore, before the results can be read from the destination register DRH/DRL, wait at least 5 bus cycles after writing to CALMD. The same applies to reading the operation flags NF/VF/ZF.

The following shows a sample program.

```
ldb
          %ext, src_data@h
     ldb
          %xl, src_data@l
                              ; Set RAM address for operand
     ldb
          %ext, au@h
    ldb %yl, au@l
                               ; Set multiplier I/O memory address
;
    ldb %ba, [%x]+
                               ; Set data to SR
    ldb [%y]+, %ba
    ldb
          %ba, [%x]+
    ldb [%y]+, %ba
                               ; Set data to DRL
    ldb %ba, [%x]+
     ldb [%y]+, %ba
                               ; Set data to DRH
;
     ld
          [%y], 0b0001
                               ; Start operation (select calculation mode)
;
     ldb
         %ext, rslt_data@h
     ldb
          %xl, rslt_data@l
                               ; Set result store address
    nop
    nop
    nop
                               ; Dummy instructions to wait end of operation
;
    bit [%y], 0b0100
                               ; Jump to error routine if VF = "1"
    jrnz overflow
;
    add %y, -4
                               ; Set DRL again
;
     ldb
         %ba, [%y]+
     ldb
         [%x]+, %ba
                               ; Store result (quotient) into RAM
    ldb %ba, [%y]+
     ldb [%x]+, %ba
                              ; Store result (remainder) into RAM
```

4.12.6 I/O memory of integer multiplier

Table 4.12.6.1 shows the I/O addresses and the control bits for the integer multiplier.

Address		Reg	ister						Comment
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	MDCKE	SGCKE	SWCKE	RTCKE	MDCKE	0	Enable	Disable	Integer multiplier clock enable
FF16H	WDUKL	SGOKE	SWORL	HICKL	SGCKE	0	Enable	Disable	Sound generator clock enable
11 1011		R/	M		SWCKE	0	Enable	Disable	Stopwatch timer clock enable
		n/	**		RTCKE	0	Enable	Disable	Clock timer clock enable
	SR3	SR2	SR1	SR0	SR3	_ *2			7
FF70H	0110	OTIZ	UIII	0110	SR2	- *2			Source register (low-order 4 bits)
		R/	w		SR1	_ *2			Source register (low-order + ons)
					SR0	_ *2			LSB
	SR7	SR6	SR5	SR4	SR7	- *2			MSB
FF71H	0111	ono	0110	0111	SR6	_ *2			Source register (high-order 4 bits)
		R/	w		SR5	_ *2			Source register (ingli order (ons)
					SR4	- *2			
	DRL3	DRL2	DRL1	DRL0	DRL3	_ *2			
FF72H	-			_	DRL2	_ *2			Low-order 8-bit destination register
		R/	w		DRL1	- *2			(low-order 4 bits)
					DRL0	_ *2			
	DRL7	DRL6	DRL5	DRL4	DRL7	_ *2			MSB
FF73H					DRL6	- *2			Low-order 8-bit destination register
		R/	w		DRL5	_ *2			(high-order 4 bits)
					DRL4	_ *2 _ *2			<u></u>
	DRH3	DRH2	DRH1	DRH0	DRH3	_ *2 _ *2			
FF74H					DRH2 DRH1	_ *2 _ *2			High-order 8-bit destination register
		R/	W		DRH1 DRH0	_ *2 _ *2			(low-order 4 bits) _ LSB
					DRHU DRH7	_ *2			☐ LSB ☐ MSB
	DRH7	DRH6	DRH5	DRH4	DRH7 DRH6	_ *2 _ *2			High-order 8-bit destination register
FF75H					DRH5	_ *2			(high-order 4 bits)
		R/	W		DRH4	_ *2			(lingh-order 4 bits)
					NF	0	Negative	Positive	Negative flag
	NF	VF	ZF	CALMD	VF	0	Overflow	No	Overflow flag
FF76H					ZF	0	Zero	No	Zero flag
		R		R/W	CALMD	0	Run	Stop	Operation status (reading)
		п		H/W		-	Div.	Mult.	Calculation mode selection (writing)

 Table 4.12.6.1
 Control bits of integer multiplier

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

MDCKE: Integer multiplier clock enable register (FF16H•D3)

Controls the operating clock supply to the integer multiplier.

When "1" is written: On When "0" is written: Off Reading: Valid

When "1" is written to MDCKE, the integer multiplier operating clock (CPU operating clock selected by OSCC and CLKCHG) is supplied from the clock manager. If it is not necessary to run the integer multiplier, stop the clock supply by setting MDCKE to "0" to reduce current consumption. At initial reset, this register is set to "0."

SR0–SR7: Source register (FF70H, FF71H)

Used to set multipliers and divisors.

Set the low-order 4 bits of data to SR0–SR3 and the high-order 4 bits to SR4–SR7.

This register maintains the latest set value until the next writing, so it is not necessary to set data for each operation if the same multiplier and divisor is used in a series of operations.

At initial reset, this register is undefined.

DRL0-DRL7: Destination register low-order 8 bits (FF72H, FF73H)

Used to set multiplicands and low-order 8 bits of dividends.

Set the low-order 4 bits of data to DRL0–DRL3 and the high-order 4 bits to DRL4–DRL7.

Data written to this register is loaded to the arithmetic circuit when an operation starts (by writing to FF76H•D0), and then a multiplication or a division is performed in 10 CPU clock cycles (5 bus cycles). After the operation has finished, the low-order 8 bits of the product or the quotient are loaded to this register.

However, if an overflow occurs in a division process, the quotient is not loaded and the low-order 8 bits of the dividend remains.

At initial reset, this register is undefined.

DRH0–DRH7: Destination register high-order 8 bits (FF74H, FF75H)

Used to set high-order 8 bits of dividends.

Set the low-order 4 bits of data to DRH0–DRH3 and the high-order 4 bits to DRH4–DRH7.

At the start of a multiplication (by writing "0" to FF76H•D0), the contents in this register are ignored. After 10 CPU cycles (5 bus cycles) of multiplication process has finished, the high-order 8 bits of the product are loaded in this register.

In a division process, data written to this register is loaded to the arithmetic circuit when an operation starts (by writing "1" to FF76H•D0), and then a division is performed in 10 CPU clock cycles (5 bus cycles). After the operation has finished, the remainder is loaded to this register. However, if an overflow occurs in a division process, the remainder is not loaded and the high-order 8 bits of the dividend remains. At initial reset, this register is undefined.

CALMD: Calculation mode select register/operation status (FF76H•D0)

Selects multiplication or division mode and starts operation.

When "1" is written: Selects/starts divisionWhen "0" is written: Selects/starts multiplicationWhen "1" is read: Under operatingWhen "0" is read: Operation has finished

Writing to this register starts the specified operation. After that, this register is set to "1" and returns to "0" when the multiplication or division process has finished. At initial reset, this register is reset to "0."

ZF: Zero flag (FF76H•D1)

Indicates whether the operation result is zero or not.

When "1" is read: Zero When "0" is read: Not zero Writing: Invalid

ZF is a read-only bit, so writing operation is invalid. At initial reset, this flag is set to "0."

VF: Overflow flag (FF76H•D2)

Indicates whether an overflow has occurred or not in a division process.

When "1" is read: Overflow occurred When "0" is read: Overflow has not occurred Writing: Invalid

When a multiplication process has finished, this flag is always set to "0." VF is a read-only bit, so writing operation is invalid. At initial reset, this flag is set to "0."

NF: Negative flag (FF76H•D3)

Indicates whether the operation result is a positive value or a negative value.

When "1" is read: Negative value (MSB of the results is "1")When "0" is read: Positive value (MSB of the results is "0")Writing: Invalid

NF is a read-only bit, so writing operation is invalid. At initial reset, this flag is set to "0."

4.12.7 Programming note

An operation process takes 10 CPU clock cycles (5 bus cycles) after writing to the calculation mode select register CALMD until the operation result is set to the destination register DRH/DRL and the operation flags. While this operation is in process, do not read/write from/to the destination register DRH/DRL and do not read NF/VF/ZF.

4.13 R/f Converter

4.13.1 Configuration of R/f converter

The S1C6F632 has a built-in CR oscillation type R/f converter that can be used as an A/D converter. Two systems (channel 0 and channel 1) of CR oscillation circuits are built into the R/f converter, so it is possible to compose two types of R/f conversion circuits by connecting different sensors to each CR oscillation circuit.

Channel 0 can be used as an R/f (Resistor/frequency) conversion circuit using a DC bias resistive sensor such as a thermistor, and channel 1 can be used as an R/f conversion circuit the same as channel 0, or for an AC bias resistive sensor such as a humidity sensor.

The channel to be used and sensor type for channel 1 are selected with software.

Resistance value (relative value to external reference resistance) of the resistive sensor that has been connected to the sensor input terminal is converted into frequency by the CR oscillation circuit and the number of clocks is counted in the built-in measurement counter. By reading the value of the measurement counter, it can obtain the data after digitally-converting the value detected by the sensor.

Various sensor circuits such as temperature/humidity measurement circuits can be easily realized using this R/f converter.

The configuration of the R/f converter is shown in Figure 4.13.1.1.




Fig. 4.13.1.1 Configuration of R/f converter

4.13.2 Controlling clock manager

The R/f converter uses the clock supplied from the clock manager as its operating clock and the count clock for the time base counter. The clock manager generates six R/f converter clocks by dividing the OSC1 and OSC3 clocks. The R/f converter clock can be selected from seven types (the above six clocks and the programmable timer 1 output clock). Use the RFCKS0–RFCKS2 register to select one of them as shown in Table 4.13.2.1.

		5	5 1
RFCKS2	RFCKS1	RFCKS0	R/f converter clock
1	1	1	fosc3 / 4
1	1	0	fosc3 / 2
1	0	1	fosc3 / 1
1	0	0	Programmable timer 1
0	1	1	fosc1 / 4 (8 kHz)
0	1	0	fosc1 / 2 (16 kHz)
0	0	1	fosc1 / 1 (32 kHz)
0	0	0	Off

Table 4.13.2.1	R/f converter	clock freque	encies
----------------	---------------	--------------	--------

fOSC1: OSC1 oscillation frequency. () indicates the frequency when fOSC1 = 32 kHz. fOSC3: OSC3 oscillation frequency

When programmable timer 1 is selected, the programmable timer 1 underflow signal is divided by 2 before it is used as the R/f converter clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.9, "Programmable Timer" for controlling the programmable timer.

If it is not necessary to run the R/f converter, stop the clock supply by setting RFCKS0–RFCKS2 to "000B" to reduce current consumption.

4.13.3 Connection terminals and CR oscillation circuit

The R/f converter channel 0 input/output terminals and the RFOUT output terminal are shared with the I/O port (P00–P03), and the terminal functions must be switched with software when using these terminals for the R/f converter.

By setting the ERF0–ERF1 register to other than "00B," P00, P01 and P02 are configured as the RFIN0, REF0 and SEN0 terminals, respectively.

The RFOUT output through the P03 port is effective when "1" is written to the RFOUT register. When the RFOUT register is "0," P03 is used as an I/O port.

The table below lists the correspondence between the P00 to P03 terminals and the R/f converter input/ output.

Terminal name	R/f converter input/output
P00	RFIN0
P01	REF0
P02	SENO
P03	RFOUT

Table 4.13.3.1 Setting input/output terminal functions

Note: At initial reset, P00 to P03 are configured as the I/O ports.

When using the R/f converter channel 0, switch the terminal functions (ERF0–ERF1 = "01B," RFOUT = "1") in the initialize routine.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (R/f Converter)

Two systems of CR oscillation circuits, channel 0 and channel 1, are built into the R/f converter and perform CR oscillation with the external resistor and capacitor.

The counter that is used to obtain R/f converted values is shared with channel 0 and channel 1. Therefore, operation for two channels is realized by switching the CR oscillation circuit that performs R/f conversion. The channel to perform R/f conversion and the sensor type should be selected using the ERF0-ERF1 register in advance.

<i>Table</i> 4.1.	Table 4.15.5.2 Selecting channel and sensor type								
ERF1	ERF0	Channel and sensor type							
1	1	Ch.1 DC							
1	0	Ch.1 AC							
0	1	Ch.0 DC							
0	0	I/O							

DC: R/f conversion using a DC bias resistive sensor such as a thermistor

AC: R/f conversion using an AC bias resistive sensor such as a humidity sensor

(1) R/f conversion using a DC bias resistive sensor such as a thermistor

Channel 0 supports this conversion method only, and channel 1 is selected into this method by setting ERFx to "11B." This method should be selected for R/f conversion using a normal resistive sensor (DC bias), such as temperature measurement using a thermistor. At initial reset, channel 1 is set into this conversion method.

Figure 4.13.3.1 shows the connection diagram of external elements.





Fig. 4.13.3.1 Connection diagram in case of R/f conversion

CR oscillation waveforms are shaped by the schmitt trigger and sent to the measurement counter. The clock sent to the measurement counter is also output from the RFOUT terminal while the sensor is oscillating. As a result, the oscillation frequency can be measured by an oscilloscope or other equipment. Since this monitor has no effect on oscillation frequency, it can be used to adjust R/f conversion accuracy.

Oscillation waveforms and waveforms output from the RFOUT terminal are shown in Figure 4.13.3.2.



(2) R/f conversion using an AC bias resistive sensor such as a humidity sensor

This conversion is possible only in channel 1, and this method is selected by setting ERFx to "10B." This is basically the same as the R/f conversion described above (1), but the AC bias circuit works for a sensor (e.g. humidity sensor) to which DC bias cannot be applied for a long time. The oscillating operation by reference resistance is the same as the R/f conversion described above (1). Figure 4.13.3.3 shows the connection diagram of external devices.




Fig. 4.13.3.3 Connection diagram of resistive humidity sensor

The oscillation waveform is the same as Figure 4.13.3.2.

4.13.4 Operation of R/f conversion

Counter

The R/f converter incorporates two types of counters: measurement counter MCxx and time base counter TCxx. The measurement counter is a 20-bit up counter that counts the CR oscillation clock with the reference resistance or sensor selected by software. The R/f conversion results can be obtained by reading this counter. The time base counter is a 20-bit up/down counter to equal both oscillation times for the reference resistance and the sensor. The time base counter uses the R/f converter clock selected by the RFCKSx register (OSC1 or OSC3). Each counter permits reading and writing on a 4-bit basis.

First start an R/f conversion for the reference resistance. The measurement counter starts counting up and the time base counter starts counting down. The counters stop counting when the measurement counter overflows (counter = "00000H"). By resetting the time base counter to "00000H" before starting an R/f conversion for the reference resistance, the reference oscillation time will be obtained from the time base counter.

Then start an R/f conversion for the sensor, the measurement counter starts counting up from "00000H" and the time base counter starts counting up from the counted value. The counters stop counting when the time base counter overflows (counter = "00000H"). The oscillation time in this phase is the same as that of the reference resistance.

Therefore, by converting a appropriate initial value for counting of the oscillation of the reference resistance into a complement (value subtracted from "00000H") and setting it into the measurement counter before starting to count, the number of counts for the sensor oscillation is obtained by reading the measurement counter after the R/f conversion. In other words, the difference between the reference resistance and sensor oscillation frequencies can be found easily. For instance, if resistance values of the reference resistance and the sensor are equivalent, the same value as the initial value before converting into a complement will be obtained as the result.

The time base counter allows reading of the counter value and presetting of data. By saving the counter value after the reference oscillation has completed into the RAM, the subsequent reference oscillation phase can be omitted. The sensor oscillation can be started after setting the saved value to the time base counter and "00000H" to the measurement counter.

Note: When setting the measurement counter, always write 5 words of data continuously in order from the lower address (FF62H → FF63H → FF64H → FF65H → FF66H). Furthermore, an LD instruction should be used for writing data to the measurement counter and a read-modify-write instruction (AND, OR, ADD, SUB, etc.) cannot be used.

R/f conversion sequence

An R/f conversion for the reference resistance starts by writing "1" to the RFRUNR register. However, an initial value must be set to the measurement counter and the time base counter must be cleared to "00000H" before starting the R/f conversion.

When R/f conversion is initiated by the RFRUNR register, oscillation by the reference resistance begins, and the measurement counter starts counting up from the initial value by the oscillation clock. The time base counter also starts counting down by the OSC1 clock.

If the measurement counter becomes "00000H" due to overflow, the oscillation is terminated. At the same time an interrupt occurs and the RFRUNR register is set to "0," and the R/f converter circuit stops operation completely.

The time base counter value should be saved into the RAM for R/f conversion of the sensor. Figure 4.13.4.1 shows a timing chart for the reference oscillation.




Fig. 4.13.4.1 Reference oscillation timing chart

An R/f conversion for the sensor starts by writing "1" to the RFRUNS register. When performing this sensor oscillation after an reference oscillation has completed, it is not necessary to set initial values to the counters. If converting the sensor resistance independently, the measurement counter must be set to "00000H" and the time base counter must be set to the value measured at the time of a reference oscillation. When R/f conversion is initiated by the RFRUNS register, oscillation by the sensor begins, and the measurement counter starts counting up from "00000H" by the oscillation clock. The time base counter also starts counting up by the input clock. If the time base counter becomes "00000H," the oscillation is terminated. At the same time an interrupt occurs and the RFRUNS register is set to "0," and the R/f converter circuit stops operation completely.

Figure 4.13.4.2 shows a timing chart for the sensor oscillation.




Fig. 4.13.4.2 Sensor oscillation timing chart

By the above operation, the sensor is oscillated for the same period of time as the reference resistance is oscillated. Therefore, the difference in oscillation frequency can be measured from the values counted by the measurement counter.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (R/f Converter)

Since the reference resistance is oscillated until the measurement counter overflows, an appropriate initial value needs to be set before R/f conversion is started. If a smaller initial value is set, a longer counting period is possible, thereby ensuring more accurate detection. Convert the initial value into a complement (value subtracted from "00000H") before setting it on the measurement counter. Since the data output from the measurement counter after R/f conversion matches data detected by the sensor, process the difference between that value and the initial value before it is converted into a complement according to the program and calculate the target value.

The above operations are shown in Figure 4.13.4.3.




Fig. 4.13.4.3 Sequence of R/f conversion

Note: Set the initial value of the measurement counter taking into account the measurable range and the overflow of counters.

4.13.5 Interrupt function

The R/f converter has a function which allows interrupt to occur when an R/f conversion has completed or an error has occurred.

When the measurement counter reaches "00000H" during counting of the reference oscillation, both counters stop counting and RFRUNR is set to "0." At the same time, the interrupt factor flag IRFR is set to "1." When the time base counter reaches "00000H" during counting of the sensor oscillation, both counters stop counting and RFRUNS is set to "0." At the same time, the interrupt factor flag IRFS is set to "1." If the measurement counter overflows during counting of the sensor oscillation, both counters stop counting and RFRUNS is set to "0." In this case, the interrupt factor flag IRFE is set to "1." At the same time, the OVMC flag is also set to 1.

If the time base counter overflows during counting of the reference oscillation, both counters stop counting and RFRUNR is set to "0." In this case, the interrupt factor flag IRFE is set to "1." At the same time, the OVTC flag is also set to 1.

These interrupt factors allow masking by the interrupt mask registers EIRFR, EIRFS and EIRFE, and an interrupt is generated to the CPU when these registers are set to "1." When the mask register is set to "0," an interrupt is not generated to the CPU even if the interrupt factor flag is set to "1." The interrupt factor flag is reset to "0" by writing "1."

Timing of interrupt by the R/f converter is shown in Figures 4.13.5.1 to 4.13.5.4.

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (R/f Converter)

R/f converter clock	
RFRUNR register	
Time base counter	Count-down 0 \FFFFH\FFFEH\FFFFCH\FFFFBH\ \ \ \ \ x+3 \ x+2 \ x+1 \ x
Measurement counter clock	
Measurement counter	n)(n+1)(n+2)(n+3)()()(FFFFD)(FFFFEH (FFFFFH)(0
IRFR	Oscillation by reference resistance
Interrupt request	<i>Fig. 4.13.5.1 Reference oscillate completion interrupt ▲</i>
R/f converter clock	
RFRUNS register	
Time base counter	Count-up ////////////////////////////////////
Measurement counter clock	
Measurement counter	0) 1) 2) 3) () () () m-3) m-2) m-1) m
IRFS	Oscillation by sensor resistance
Interrupt request	<i>Fig. 4.13.5.2 Sensor oscillate completion interrupt</i>
R/f converter clock	
RFRUNS register	
Time base counter	Count-up ////////////////////////////////////
Measurement counter clock	
Measurement counter	0 1 2 3 ((() () Overflow
IRFE, OVMC	Oscillation by sensor resistance
Interrupt request	ig. 4.13.5.3 Error interrupt due to measurement counter overflow
R/f converter clock	
RFRUNR register	Count-down Overflow
Time base counter	Count-down Overflow 0 /FFFFH/FFFEH/FFFFCH/FFFFBH/ ////////////////////////////////////
Measurement counter clock	
Measurement counter	n) n+1) n+2) n+3)) (Undefined
IRFE, OVTC	Oscillation by reference resistance
Interrupt request	<i>Fig. 4.13.5.4 Error interrupt due to time base counter overflow</i>

Note: When an error interrupt occurs, reset the overflow flag (OVMC or OVTC) by writing "1." The same error interrupt will occur again if the overflow flag is not reset.

4.13.6 Continuous oscillation function

By setting the RFCNT register to "1," the reference oscillation or sensor oscillation can be continued even if the stop condition has been met. This function with RFOUT enabled allows easy measurement of the CR oscillation frequency.

4.13.7 I/O memory of R/f converter

Table 4.13.7.1 shows the I/O addresses and the control bits for the R/f converter.

	Register								
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
FF15H	General	RFCKS2	RFCKS1	RFCKS0	General RFCKS2	0 0	1	0	General-purpose register $ \hline R/f \text{ converter } \begin{array}{c c} [RFCKS2-0] & 0 & 1 & 2 & 3 \\ \hline Frequency & Off & fosc1 & fosc1/2 & fosc1/4 \end{array} $
		R/	w	-	RFCKS1 RFCKS0	0 0			clock frequency selection [RFCKS2–0] 4 5 6 7 Frequency PT1 fosc3 fosc3/2 fosc3/4
FF60H	RFCNT	RFOUT	ERF1	ERF0	RFCNT RFOUT	0 0	Continue Enable	Normal Disable	Continuous oscillation enable RFOUT enable
		R/	w	1	ERF1 ERF0	0			
FF61H	OVTC	OVMC	RFRUNR	RFRUNS	OVTC OVMC	0	Overflow Overflow	Non-ov Non-ov	Time base counter overflow flag Measurement counter overflow flag
		R/	W		RFRUNR RFRUNS	0 0	Run Run	Stop Stop	Reference oscillation Run control/status Sensor oscillation Run control/status
FF62H	MC3	MC2	MC1	MC0	MC3 MC2	_ *2 _ *2			Measurement counter MC0–MC3
		R/	W		MC1 MC0	- *2 - *2			
FF63H	MC7	MC6	MC5	MC4	MC7 MC6	- *2 - *2			Measurement counter MC4–MC7
		R/	w		MC5 MC4	_ *2 _ *2			
FF64H	MC11	MC10	MC9	MC8	MC11 MC10	- *2 - *2			Measurement counter MC8–MC11
		R/	w		MC9 MC8	_ *2 _ *2			
FF65H	MC15	MC14	MC13	MC12	MC15 MC14	_ *2 _ *2			Measurement counter MC12–MC15
		R/	w	I	MC13 MC12	- *2 - *2			
FF66H	MC19	MC18	MC17	MC16	MC19 MC18	_ *2 _ *2			MSB Measurement counter MC16–MC19
		R/	w		MC17 MC16	_ *2 _ *2			
FF67H	TC3	TC2	TC1	TC0	TC3 TC2	- *2 - *2			Time base counter TC0–TC3
		R/	w	1	TC1 TC0	_ *2 _ *2			
FF68H	TC7	TC6	TC5	TC4	TC7 TC6	_ *2 _ *2			Time base counter TC4–TC7
		R/	w		TC5 TC4	- *2 - *2			
FF69H	TC11	TC10	TC9	TC8	TC11 TC10	- *2 - *2			Time base counter TC8-TC11
		R/	W		TC9 TC8	_ *2 _ *2			

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

CHAPTER 4: PERIPHERAL CIRCUITS AND OPERATION (R/f Converter)

Address		Reg	ister						Comment	
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment	
	TC15	TC14	TC13	TC12	TC15 TC14	_ *2 _ *2				
FF6AH					TC14	_ *2 _ *2			Time base counter TC12–TC15	
		R/	W		TC12	_ *2				
	TC19	TC18	TC17	TC16	TC19	- *2			MSB	
FF6BH					TC18	_ *2			Time base counter TC16–TC19	
		R/W		TC17	_ *2					
		10	D/ ¥¥		TC16	- *2				
	General	EIRFE	EIRFR	EIRFS	General	0	1	0	General-purpose register	
FFE1H	General		LIIIII	LIIIO	EIRFE	0	Enable	Mask	Interrupt mask register (R/f converter error)	
		R/	14/		EIRFR	0	Enable	Mask	Interrupt mask register (R/f converter reference oscillate completion	
	-	R/	vv		EIRFS	0	Enable	Mask	Interrupt mask register (R/f converter sensor oscillate completion)	
	0	IRFE	IRFR	IRFS	0 *3	_ *2	(R)	(R)	Unused	
FFF1H	0		1110	IRFE	0	Yes	No	Interrupt factor flag (R/f converter error)		
	R R/W			IRFR	0	(W)	(W)	Interrupt factor flag (R/f converter reference oscillate completion)		
			1.7.44		IRFS	0	Reset	Invalid	Interrupt factor flag (R/f converter sensor oscillate completion)	
*1 Initio	al value	ot initio	1 reset			*3 (Constan	+1xz "O"	when being read	

Table 4.13.7.1(b) Control bits of R/f converter

*1 Initial value at initial reset

*3 Constantly "0" when being read

*2 Not set in the circuit

RFCKS0-RFCKS2: R/f converter clock frequency select register (FF15H•D0-D2)

Selects the R/f converter clock frequency.

Tuble 4.15.7.2 KJ converter clock frequencies									
RFCKS2	RFCKS1	RFCKS0	R/f converter clock						
1	1	1	fosc3 / 4						
1	1	0	fosc3 / 2						
1	0	1	fosc3 / 1						
1	0	0	Programmable timer 1						
0	1	1	fosc1 / 4 (8 kHz)						
0	1	0	fosc1 / 2 (16 kHz)						
0	0	1	fosc1 / 1 (32 kHz)						
0	0	0	Off						

Table 4 13 7.2 R/f converter clock frequencies

fosc1: OSC1 oscillation frequency. () indicates the frequency when fosc1 = 32 kHz. fosc3: OSC3 oscillation frequency

When programmable timer 1 is selected, the programmable timer 1 underflow signal is divided by 2 before it is used as the R/f converter clock. In this case, the programmable timer must be controlled before operating the serial interface. Refer to Section 4.9, "Programmable Timer" for controlling the programmable timer.

If it is not necessary to run the R/f converter, stop the clock supply by setting this register to "000B" to reduce current consumption.

At initial reset, this register is set to "000B."

ERF0, ERF1: R/f conversion select register (FF60H•D0–D1)

Selects the channel and sensor type to perform R/f conversion.

Table 4.13.7.3	Selecting	channel	and	sensor	type
----------------	-----------	---------	-----	--------	------

ERF1	ERF0	Channel and sensor type
1	1	Ch.1 DC
1	0	Ch.1 AC
0	1	Ch.0 DC
0	0	I/O

DC: R/f conversion using a DC bias resistive sensor such as a thermistor

AC: R/f conversion using an AC bias resistive sensor such as a humidity sensor

The R/f converter channel 0 input/output terminals are shared with the I/O port (P00–P02). By setting this register to other than "00B," P00, P01 and P02 are configured as the RFIN0, REF0 and SEN0 terminals, respectively.

At initial reset, this register is set to "00B."

RFOUT: RFOUT enable register (FF60H•D2)

Enables RFOUT output from the P03 port.

When "1" is written: Enabled (RFOUT) When "0" is written: Disabled (I/O port) Reading: Valid

When using the RFOUT output, write "1" to RFOUT to set P03 as the RFOUT output port. At initial reset, this register is set to "0."

RFCNT: Continuous oscillation enable register (FF60H•D3)

Enables the R/f converter to oscillate continuously.

When "1" is written: Continuous oscillation When "0" is written: Normal oscillation Reading: Valid

By writing "1" to RFCNT, the reference oscillation or sensor oscillation can be continued even if the stop condition has been met. This function with RFOUT enabled allows easy measurement of the CR oscillation frequency.

At initial reset, this register is set to "0."

RFRUNS: Sensor oscillation RUN control/status (FF61H•D0)

Starts R/f conversion for the sensor and indicates the operating (RUN/STOP) status.

When "1" is written: R/f conversion starts When "0" is written: No operation

When "1" is read: RUN status When "0" is read: STOP status

Writing "1" to RFRUNS starts an R/f conversion for the sensor. The register is held at "1" while the R/f conversion is being processed and is set to "0" when the R/f conversion has completed. Writing "0" during an R/f conversion stops the CR oscillation.

When the channel 1 sensor type (AC bias and DC bias) is changed by ERF0–ERF1 during sensor oscillation, RFRUNS is not reset. In this case, reset RFRUNS by writing "0."

If RFRUNS and RFRUNR are set to "1" simultaneously, RFRUNR is effective. At initial reset, this register is set to "0."

RFRUNR: Reference oscillation RUN control/status (FF61H•D1)

Starts R/f conversion for the reference resistance and indicates the operating (RUN/STOP) status.

When "1" is written: R/f conversion startsWhen "0" is written: No operationWhen "1" is read: RUN statusWhen "0" is read: STOP status

Writing "1" to RFRUNR starts an R/f conversion for the reference resistance. The register is held at "1" while the R/f conversion is being processed and is set to "0" when the R/f conversion has completed. Writing "0" during an R/f conversion stops the CR oscillation.

When the channel 1 sensor type (AC bias and DC bias) is changed by ERF0–ERF1 during reference oscillation, RFRUNR is not reset. In this case, reset RFRUNR by writing "0." RFRUNR is reset when the channel for R/f conversion is changed.

If RFRUNS and RFRUNR are set to "1" simultaneously, RFRUNR is effective.

At initial reset, this register is set to "0."

OVMC: Measurement counter overflow flag (FF61H•D2)

Indicates whether the measurement counter has overflown.

When "1" is read: Overflow has occurred When "0" is read: Overflow has not occurred

When "1" is written: Flag reset When "0" is written: No operation

If an overflow occurs while counting the oscillation of the sensor, OVMC is set to "1" and an error interrupt occurs at the same time.

This flag is reset by writing "1" or starting R/f conversion.

At initial reset, this flag is set to "0."

OVTC: Time base counter overflow flag (FF61H•D3)

Indicates whether the time base counter has overflown.

When "1" is read: Overflow has occurred When "0" is read: Overflow has not occurred

When "1" is written: Flag reset When "0" is written: No operation

If an overflow occurs while counting the oscillation of the reference resistance, OVTC is set to "1" and an error interrupt occurs at the same time.

This flag is reset by writing "1" or starting R/f conversion.

At initial reset, this flag is set to "0."

MC0-MC19: Measurement counter (FF62H-FF66H)

The measurement counter counts up according to the CR oscillation clock. It permits writing and reading on a 4-bit basis.

The complement of the number of clocks to be counted by the oscillation of the reference resistance must be entered in this counter prior to reference oscillation. When the counter reaches "00000H" due to overflow, the oscillation of the reference resistance stops. When converting a sensor oscillation, "00000H" must be set in this register (it is unnecessary when it is done immediately after a reference oscillation has completed). The sensor oscillation and measurement counter stop when the time base counter overflows. Number of clocks counted by the sensor oscillation can be evaluated from the value indicated by the counter when it stops. Calculate the target value by processing the above counted number according to the program. Measurable range and the overflow of the counter must be taken into account when setting an initial value to be entered prior to R/f conversion.

At initial reset, this counter is undefined.

TC0–TC19: Time base counter (FF67H–FF6BH)

Writing and reading is possible on a 4-bit basis by the time base counter that is used to adjust the CR oscillation time between the reference resistance and the sensor.

The time base counter counts down during oscillation of the reference resistance and counts up to "00000H" during oscillation of the sensor.

"00000H" needs to be entered in the counter prior to a reference oscillation in order to adjust the CR oscillating time (number of clocks) of both counts. The counter value after a reference oscillation has completed should be read from this register and save it in the memory. The saved value should be set in this counter before starting a sensor oscillation.

At initial reset, this counter is undefined.

Note: When setting the measurement counter or time base counter, always write 5 words of data continuously in order from the lower address (FF62H → FF63H → FF64H → FF65H → FF66H, FF67H → FF68H → FF69H → FF6AH → FF6BH). Furthermore, an LD instruction should be used for writing data to the measurement counter and a read-modify-write instruction (AND, OR, ADD, SUB, etc.) cannot be used. If data other than low-order 4 bits is written, the counter cannot be set to the desired value.

EIRFS, EIRFR, EIRFE: Interrupt mask registers (FFE1H•D0-D2)

Selects whether to mask interrupt with the R/f converter.

When "1" is written: Enable When "0" is written: Mask Reading: Valid

EIRFS, EIRFR and EIRFE are the interrupt mask registers for the sensor oscillate completion interrupt, reference oscillate completion interrupt and error interrupt. The R/f converter interrupt is permitted when "1" is written to the interrupt mask register. When "0" is written, interrupt is masked. At initial reset, these registers are set to "0."

IRFS, IRFR, IRFE: Interrupt factor flags (FFF1H•D0–D2)

These flags indicate the status of the R/f converter interrupt.

When "1" is read: Interrupt has occurred When "0" is read: Interrupt has not occurred

When "1" is written: Flag is reset When "0" is written: Invalid

IRFR is set to "1" when an R/f conversion for the reference resistor is completed.

IRFS is set to "1" when an R/f conversion for the sensor is completed.

IRFE is set to "1" when the time base counter overflows during reference oscillation or when the measurement counter overflows during sensor oscillation.

From the status of these flags, the software can decide whether an R/f converter interrupt has occurred. Further this flag is set in the above timing regardless of the interrupt mask register setting (except for debug mode). These flags are reset to "0" by writing "1." After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

After an initial reset, these flags are set to "0."

4.13.8 Programming notes

- (1) When an error interrupt occurs, reset the overflow flag (OVMC or OVTC) by writing "1." The same error interrupt will occur again if the overflow flag is not reset.
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) When setting the measurement counter or time base counter, always write 5 words of data continuously in order from the lower address (FF62H \rightarrow FF63H \rightarrow FF64H \rightarrow FF65H \rightarrow FF66H, FF67H \rightarrow $FF68H \rightarrow FF69H \rightarrow FF6AH \rightarrow FF6BH$). Furthermore, an LD instruction should be used for writing data to the measurement counter and a read-modify-write instruction (AND, OR, ADD, SUB, etc.) cannot be used. If data other than low-order 4 bits is written, the counter cannot be set to the desired value.
- (4) To perform a new R/f conversions once a conversion has completed (after an interrupt has occurred), they must be started (set RFRUNR/RFRUNS to "1") after at least one R/f converter clock cycle (31 usec when fOSC1 is selected) has elapsed.

Pay attention especially when OSC3 is selected as the CPU clock and the R/f converter clock is set to fosc1 to fosc1/4.

4.14 SVD (Supply Voltage Detection) Circuit

4.14.1 Configuration of SVD circuit

The S1C6F632 has a built-in SVD (supply voltage detection) circuit, so that the software can find when the source voltage lowers. Turning the SVD circuit on/off and the SVD criteria voltage setting can be done with software. Figure 4.14.1.1 shows the configuration of the SVD circuit.




Fig. 4.14.1.1 Configuration of SVD circuit

4.14.2 SVD operation

The SVD circuit compares the criteria voltage set by software and the supply voltage (VDD terminal–VSS terminal) and sets its results into the SVDDT latch. By reading the data of this SVDDT latch, it can be determined by means of software whether the supply voltage is normal or has dropped.

The criteria voltage can be selected from 15 types shown in Table 4.14.2.1 using the SVDS3–SVDS0 register.

				0
SVDS3	SVDS2	SVDS1	SVDS0	Criteria voltage (V)
1	1	1	1	3.2
1	1	1	0	3.1
1	1	0	1	3.0
1	1	0	0	2.9
1	0	1	1	2.8
1	0	1	0	2.7
1	0	0	1	2.6
1	0	0	0	2.5
0	1	1	1	2.4
0	1	1	0	2.3
0	1	0	1	2.2
0	1	0	0	2.1
0	0	1	1	2.0
0	0	1	0	1.9
0	0	0	1	1.8
0	0	0	0	Prohibited

Table 4.14.2.1 Criteria voltage

When the SVDON register is set to "1," supply voltage detection by the SVD circuit is executed. As soon as the SVDON register is reset to "0," the result is loaded to the SVDDT latch and the SVD circuit goes off. To obtain a stable detection result, the SVD circuit must be on for at least 500 µsec. So, to obtain the SVD detection result, follow the programming sequence below.

- 1. Set SVDON to "1"
- 2. Maintain for 500 µsec minimum
- 3. Set SVDON to "0"
- 4. Read SVDDT

When the SVD circuit is on, the IC draws a large current, so keep the SVD circuit off unless it is.

4.14.3 I/O memory of SVD circuit

Table 4.14.3.1 shows the I/O addresses and the control bits for the SVD circuit.

Address		Reg	ister						Comment				
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment				
			0)/D04	01/17/00	SVDS3	0			☐ SVD criteria voltage setting				
FF0 (11	SVDS3	SVDS2	SVDS1	SVDS0	SVDS2	0			$\begin{bmatrix} \text{SVDS3-0} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ \text{Values} (0) & \text{Partition 1 } 18 & 10 & 20 & 21 & 22 & 23 & 24 \\ \end{bmatrix}$				
FF04H					SVDS1	0			Voltage (V) Prohibited 1.8 1.9 2.0 2.1 2.2 2.3 2.4 [SVDS3-0] 8 9 10 11 12 13 14 15				
		R/	vv		SVDS0	0			Voltage (V) 2.5 2.6 2.7 2.8 2.9 3.0 3.1 3.2				
	0	0	SVDDT	SVDON	0 *3	_ *2			Unused				
FF05H	0	0	50001	SVDON	0 *3	<u>-</u> *2			Unused				
ГГОЭП	R		DAM	SVDDT	0	Low	Normal	SVD evaluation data					
		ň	R/W		SVDON	0	On	Off	SVD circuit On/Off				

Table 4.14.3.1 Control bits of SVD circuit

*1 Initial value at initial reset

*2 Not set in the circuit

*3 Constantly "0" when being read

SVDS3–SVDS0: SVD criteria voltage setting register (FF04H)

Criteria voltage for SVD is set as shown in Table 4.14.2.1. At initial reset, this register is set to "0."

SVDON: SVD circuit On/Off register (FF05H•D0)

Turns the SVD circuit on and off.

When "1" is written: SVD circuit On When "0" is written: SVD circuit Off Reading: Valid

When SVDON is set to "1," a source voltage detection is executed by the SVD circuit. As soon as SVDON is reset to "0," the result is loaded to the SVDDT latch. To obtain a stable detection result, the SVD circuit must be on for at least 500 µsec.

At initial reset, this register is set to "0."

SVDDT: SVD evaluation data (FF05H•D1)

This is the result of supply voltage detection.

When "0" is read: Supply voltage (VDD–VSS) ≥ Criteria voltage When "1" is read: Supply voltage (VDD–VSS) < Criteria voltage Writing: Invalid

The result of supply voltage detection at time of SVDON is set to "0" can be read from this latch. At initial reset, SVDDT is set to "0."

4.14.4 Programming notes

 To obtain a stable detection result, the SVD circuit must be on for at least 500 µsec. So, to obtain the SVD detection result, follow the programming sequence below.

1. Set SVDON to "1"

- 2. Maintain for 500 µsec minimum
- 3. Set SVDON to "0"
- 4. Read SVDDT

(2) The SVD circuit should normally be turned off because SVD operation increase current consumption.

4.15 Interrupt and HALT/SLEEP

<Interrupt types>

The S1C6F632 provides the following interrupt functions.

External interrupt:	 Key input interrupt 	(8 systems)
Internal interrupt:	Watchdog timer interruptProgrammable timer interrupt	(NMI, 1 system) (16 systems)
	 Serial interface interrupt 	(1 system)
	 Clock timer interrupt 	(8 systems)
	 Stopwatch timer interrupt 	(4 systems)
	 R/f converter interrupt 	(3 systems)

To authorize interrupt, the interrupt flag must be set to "1" (EI) and the necessary related interrupt mask registers must be set to "1" (enable).

When an interrupt occurs the interrupt flag is automatically reset to "0" (DI), and interrupts after that are inhibited.

The watchdog timer interrupt is an NMI (non-maskable interrupt), therefore, the interrupt is generated regardless of the interrupt flag setting. Also the interrupt mask register is not provided. However, it is possible to not generate NMI since software can stop the watchdog timer operation.

Figure 4.15.1 shows the configuration of the interrupt circuit.

Note: After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.

<HALT/SLEEP>

The S1C6F632 has the HALT and SLEEP functions that considerably reduce current consumption when it is not necessary.

The CPU enters HALT status when the HALT instruction is executed. In HALT status, the operation of the CPU is stopped. However, timers continue counting since the oscillation circuit operates. Reactivating the CPU from HALT status is done by generating a hardware interrupt request including NMI.


When the CPU enters SLEEP status as the result of the SLP instruction, the CPU stops its operation and the OSC1 and OSC3 oscillation circuits are also stop.

Reactivating from SLEEP status can only be done by generation of a key input interrupt request from a P1x or P4x port. Therefore, set the following flag and the registers for the I/O port to be used to cancel SLEEP status before executing the SLP instruction.

- Interrupt flag (I flag) = "1" (interrupts are enabled)
- Interrupt select register SIPxx = "1" (the Pxx I/O port interrupt is selected)
- Interrupt mask register EIKxx = "1" (the Pxx I/O port interrupt is enabled)
- Noise rejector select register NRSPxx = "00" (noise rejector is bypassed)

When SLEEP status is canceled by an I/O port interrupt, wait for oscillation to stabilize, then restart the CPU operation (input port interrupt processing).

Refer to the "S1C63000 Core CPU Manual" for transition to the HALT/SLEEP status and timing of its cancellation.



4.15.1 Interrupt factor

Table 4.15.1.1 shows the factors for generating interrupt requests.

The interrupt flags are set to "1" depending on the corresponding interrupt factors. The CPU operation is interrupted when an interrupt factor flag is set to "1" if the following conditions are established.

- The corresponding mask register is "1" (enabled)
- The interrupt flag is "1" (EI)

The interrupt factor flag is reset to "0" when "1" is written. At initial reset, the interrupt factor flags are reset to "0."

* Since the watchdog timer's interrupt is NMI, the interrupt is generated regardless of the setting above, and no interrupt factor flag is provided.

Table 4.15.1.1 Interrupt factors						
Interrupt factor	Interru	pt factor flag				
R/f converter (error)	IRFE	(FFF1H•D2)				
R/f converter (end of reference conversion)	IRFR	(FFF1H•D1)				
R/f converter (end of sensor conversion)	IRFS	(FFF1H•D0)				
Programmable timer 0 (underflow)	IPT0	(FFF2H•D1)				
Programmable timer 0 (compare match)	ICTC0	(FFF2H•D0)				
Programmable timer 1 (underflow)	IPT1	(FFF3H•D1)				
Programmable timer 1 (compare match)	ICTC1	(FFF3H•D0)				
Programmable timer 2 (underflow)	IPT2	(FFF4H•D1)				
Programmable timer 2 (compare match)	ICTC2	(FFF4H•D0)				
Programmable timer 3 (underflow)	IPT3	(FFF5H•D1)				
Programmable timer 3 (compare match)	ICTC3	(FFF5H•D0)				
Programmable timer 4 (underflow)	IPT4	(FFF6H•D1)				
Programmable timer 4 (compare match)	ICTC4	(FFF6H•D0)				
Programmable timer 5 (underflow)	IPT5	(FFF7H•D1)				
Programmable timer 5 (compare match)	ICTC5	(FFF7H•D0)				
Programmable timer 6 (underflow)	IPT6	(FFF8H•D1)				
Programmable timer 6 (compare match)	ICTC6	(FFF8H•D0)				
Programmable timer 7 (underflow)	IPT7	(FFF9H•D1)				
Programmable timer 7 (compare match)	ICTC7	(FFF9H•D0)				
Serial interface (8-bit data input/output completion)	ISIF	(FFFAH•D0)				
Key input interrupt <p13></p13>	IK03	(FFFBH•D3)				
Key input interrupt <p12></p12>	IK02	(FFFBH•D2)				
Key input interrupt <p11></p11>	IK01	(FFFBH•D1)				
Key input interrupt <p10></p10>	IK00	(FFFBH•D0)				
Key input interrupt <p43></p43>	IK13	(FFFCH•D3)				
Key input interrupt <p42></p42>	IK12	(FFFCH•D2)				
Key input interrupt <p41></p41>	IK11	(FFFCH•D1)				
Key input interrupt <p40></p40>	IK10	(FFFCH•D0)				
Stopwatch timer (Direct RUN)	IRUN	(FFFDH•D3)				
Stopwatch timer (Direct LAP)	ILAP	(FFFDH•D2)				
Stopwatch timer (1 Hz)	ISW1	(FFFDH•D1)				
Stopwatch timer (10 Hz)	ISW10	(FFFDH•D0)				
Clock timer 16 Hz (falling edge)	IT3	(FFFEH•D3)				
Clock timer 32 Hz (falling edge)	IT2	(FFFEH•D2)				
Clock timer 64 Hz (falling edge)	IT1	(FFFEH•D1)				
Clock timer 128 Hz (falling edge)	IT0	(FFFEH•D0)				
Clock timer 1 Hz (falling edge)	IT7	(FFFFH•D3)				
Clock timer 2 Hz (falling edge)	IT6	(FFFFH•D2)				
Clock timer 4 Hz (falling edge)	IT5	(FFFFH•D1)				
Clock timer 8 Hz (falling edge)	IT4	(FFFFH•D0)				

A 15 1 1 L

Note: After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.

4.15.2 Interrupt mask

The interrupt factor flags can be masked by the corresponding interrupt mask registers. The interrupt mask registers are read/write registers. They are enabled (interrupt authorized) when "1" is written to them, and masked (interrupt inhibited) when "0" is written to them.

At initial reset, the interrupt mask register is reset to "0."

Table 4.15.2.1 shows the correspondence between interrupt mask registers and interrupt factor flags.

Interrupt	mask register	-	upt factor flag
EIRFE	(FFE1H•D2)	IRFE	(FFF1H•D2)
EIRFR	(FFE1H•D1)	IRFR	(FFF1H•D1)
EIRFS	(FFE1H•D0)	IRFS	(FFF1H•D0)
EIPT0	(FFE2H•D1)	IPT0	(FFF2H•D1)
EICTC0	(FFE2H•D0)	ICTC0	(FFF2H•D0)
EIPT1	(FFE3H•D1)	IPT1	(FFF3H•D1)
EICTC1	(FFE3H•D0)	ICTC1	(FFF3H•D0)
EIPT2	(FFE4H•D1)	IPT2	(FFF4H•D1)
EICTC2	(FFE4H•D0)	ICTC2	(FFF4H•D0)
EIPT3	(FFE5H•D1)	IPT3	(FFF5H•D1)
EICTC3	(FFE5H•D0)	ICTC3	(FFF5H•D0)
EIPT4	(FFE6H•D1)	IPT4	(FFF6H•D1)
EICTC4	(FFE6H•D0)	ICTC4	(FFF6H•D0)
EIPT5	(FFE7H•D1)	IPT5	(FFF7H•D1)
EICTC5	(FFE7H•D0)	ICTC5	(FFF7H•D0)
EIPT6	(FFE8H•D1)	IPT6	(FFF8H•D1)
EICTC6	(FFE8H•D0)	ICTC6	(FFF8H•D0)
EIPT7	(FFE9H•D1)	IPT7	(FFF9H•D1)
EICTC7	(FFE9H•D0)	ICTC7	(FFF9H•D0)
EISEIF	(FFEAH•D0)	ISIF	(FFFAH•D0)
EIK03	(FFEBH•D3)	IK03	(FFFBH•D3)
EIK02	(FFEBH•D2)	IK02	(FFFBH•D2)
EIK01	(FFEBH•D1)	IK01	(FFFBH•D1)
EIK00	(FFEBH•D0)	IK00	(FFFBH•D0)
EIK13	(FFECH•D3)	IK13	(FFFCH•D3)
EIK12	(FFECH•D2)	IK12	(FFFCH•D2)
EIK11	(FFECH•D1)	IK11	(FFFCH•D1)
EIK10	(FFECH•D0)	IK10	(FFFCH•D0)
EIRUN	(FFEDH•D3)	IRUN	(FFFDH•D3)
EILAP	(FFEDH•D2)	ILAP	(FFFDH•D2)
EISW1	(FFEDH•D1)	ISW1	(FFFDH•D1)
EISW10	(FFEDH•D0)	ISW10	(FFFDH•D0)
EIT3	(FFEEH•D3)	IT3	(FFFEH•D3)
EIT2	(FFEEH•D2)	IT2	(FFFEH•D2)
EIT1	(FFEEH•D1)	IT1	(FFFEH•D1)
EIT0	(FFEEH•D0)	IT0	(FFFEH•D0)
EIT7	(FFEFH•D3)	IT7	(FFFFH•D3)
EIT6	(FFEFH•D2)	IT6	(FFFFH•D2)
EIT5	(FFEFH•D1)	IT5	(FFFFH•D1)
EIT4	(FFEFH•D0)	IT4	(FFFFH•D0)

Table 4.15.2.1 Interrupt mask registers and interrupt factor flags

4.15.3 Interrupt vector

When an interrupt request is input to the CPU, the CPU begins interrupt processing. After the program being executed is terminated, the interrupt processing is executed in the following order.

- 1 The content of the flag register is evacuated, then the I flag is reset.
- 2 The address data (value of program counter) of the program to be executed next is saved in the stack area (RAM).
- 3 The interrupt request causes the value of the interrupt vector (0100H–010FH) to be set in the program counter.
- 4 The program at the specified address is executed (execution of interrupt handler routine by software).

Table 4.15.3.1 shows the correspondence of interrupt requests and interrupt vectors.

Table 4.15.3.1 Interrupt request and interrupt vectors						
Interrupt vector	Interrupt factor	Priority				
0100H	Watchdog timer	High				
0101H	R/f converter	▲				
0102H	Programmable timer 0	I				
0103H	Programmable timer 1					
0104H	Programmable timer 2					
0105H	Programmable timer 3					
0106H	Programmable timer 4					
0107H	Programmable timer 5					
0108H	Programmable timer 6					
0109H	Programmable timer 7					
010AH	Serial interface					
010BH	Key input interrupt <p1></p1>					
010CH	Key input interrupt <p4></p4>					
010DH	Stopwatch timer	1				
010EH	Clock timer (128 Hz, 64 Hz, 32 Hz, 16 Hz)	•				
010FH	Clock timer (8 Hz, 4 Hz, 2 Hz, 1 Hz)	Low				

 Table 4.15.3.1 Interrupt request and interrupt vectors

The four low-order bits of the program counter are indirectly addressed through the interrupt request.

Note: The interrupt handler routine must be located within the range from "Interrupt vector address (100H–10FH)" -7FH to +80H. If it is difficult, make a relay point within that range as the destination of the vector jump and branch the program to the interrupt handler from there. Example:

;********	· ************************************						
;** intern	rupt vector a	area **					
;********	***********	***************************************					
.org	0x0100						
JR	INT_DUMMY	;WATCH DOG TIMER INTERRUPT VECTOR(0x100)					
JR	INT_RFC	;RFC INTERRUPT VECTOR(0x101)					
JR	INT_DUMMY	;PTIMER0 INTERRUPT VECTOR(0x102)					
JR	INT_DUMMY	;PTIMER1 INTERRUPT VECTOR(0x103)					
JR	INT_DUMMY	;PTIMER2 INTERRUPT VECTOR(0x104)					
JR	INT_DUMMY	;PTIMER3 INTERRUPT VECTOR(0x105)					
JR	INT_DUMMY	;PTIMER4 INTERRUPT VECTOR(0x106)					
JR	INT_DUMMY	;PTIMER5 INTERRUPT VECTOR(0x107)					
JR	INT_DUMMY	;PTIMER6 INTERRUPT VECTOR(0x108)					
JR	INT_DUMMY	;PTIMER7 INTERRUPT VECTOR(0x109)					
JR	INT_DUMMY	;SIO INTERRUPT VECTOR(0x10A)					
JR	INT_DUMMY	;P1x PORT INTERRUPT VECTOR(0x10B)					
JR	INT_DUMMY	;P4x PORT INTERRUPT VECTOR(0x10C)					
JR	INT_DUMMY	;STOPWATCH INTERRUPT VECTOR(0x10D)					
JR	INT_DUMMY	;CLOCK TIMER1 INTERRUPT VECTOR(0x10E)					
JR	INT_DUMMY	;CLOCK TIMER2 INTERRUPT VECTOR(0x10F)					

```
;** subinterrupt vector area **
.org 0x120
INT RFC:
  CALR INTRFC ; call Interrupt RFC
  RETI
INT_DUMMY:
  RETI
;** Interrupt RFC **
.org 0x800
INTRFC:
  LDB %yl,P5CTL0@l
  LDB %xl,ITC_RFC1@l
  LD
    [%y],[%x] ;Port Output
  RET
```

4.15.4 I/O memory of interrupt

Tables 4.15.4.1 shows the I/O addresses and the control bits for controlling interrupts.

		Reg	ister						
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	SIP03	SIP02	SIP01	SIP00	SIP03	0	Enable	Disable	7
FF3CH	011 00	011 02	011 01	000	SIP02	0	Enable	Disable	P10–P13 interrupt select register
		R/	W		SIP01	0	Enable	Disable	
					SIP00	0	Enable	Disable	
	PCP03	PCP02	PCP01	PCP00	PCP03 PCP02	1 1	★ _↓		
FF3DH					PCP02 PCP01	1	Ţ		P10-P13 interrupt polarity select register
		R/	W		PCP00	1	7		
					SIP13	0	Enable	Disable	7
	SIP13	SIP12	SIP11	SIP10	SIP12	0	Enable	Disable	
FF3EH					SIP11	0	Enable	Disable	P40–P43 interrupt select register
		R/	vv		SIP10	0	Enable	Disable	
	PCP13	PCP12	PCP11	PCP10	PCP13	1	•	ſ	7
FF3FH	FUF13	FCF12	FUFII	FCFIU	PCP12	1	_		P40–P43 interrupt polarity select register
110111		R/	w		PCP11	1		ſ	140-145 interrupt polarity select register
					PCP10	1		<u> </u>	
	General	EIRFE	EIRFR	EIRFS	General	0	1	0	General-purpose register
FFE1H					EIRFE	0	Enable	Mask	Interrupt mask register (R/f converter error)
		R/	W		EIRFR	0	Enable	Mask	Interrupt mask register (R/f converter reference oscillate completion
					EIRFS General	0	Enable 1	Mask 0	Interrupt mask register (R/f converter sensor oscillate completion) General-purpose register
	General	General	EIPT0	EICTC0	General	0	1	0	General-purpose register
FFE2H					EIPT0	0	Enable	Mask	Interrupt mask register (Programmable timer 0 underflow)
		R/	W		EICTCO	0	Enable	Mask	Interrupt mask register (Programmable timer 0 compare match)
				EICTC1	General	0	1	0	General-purpose register
FFFOL	General	General	General EIPT1		General	0	1	0	General-purpose register
FFE3H			14/		EIPT1	0	Enable	Mask	Interrupt mask register (Programmable timer 1 underflow)
		R/	vv		EICTC1	0	Enable	Mask	Interrupt mask register (Programmable timer 1 compare match)
	General	General	EIPT2	EICTC2	General	0	1	0	General-purpose register
FFE4H	Conora	Contortal	20.12	210102	General	0	1	0	General-purpose register
		R/	W		EIPT2	0	Enable	Mask	Interrupt mask register (Programmable timer 2 underflow)
					EICTC2	0	Enable	Mask	Interrupt mask register (Programmable timer 2 compare match)
	General	General	EIPT3	EICTC3	General	0	1	0	General-purpose register
FFE5H					General	0 0	1 Enable	0 Mook	General-purpose register
		R/	W		EIPT3 EICTC3	0	Enable	Mask Mask	Interrupt mask register (Programmable timer 3 underflow) Interrupt mask register (Programmable timer 3 compare match)
					General	0	1	0	General-purpose register
	General	General	EIPT4	EICTC4	General	0	1	0	General-purpose register
FFE6H		_			EIPT4	0	Enable	Mask	Interrupt mask register (Programmable timer 4 underflow)
		R/	W		EICTC4	0	Enable	Mask	Interrupt mask register (Programmable timer 4 compare match)
	Conorol	Canaral		FICTOR	General	0	1	0	General-purpose register
FFE7H	General	General	EIPT5	EICTC5	General	0	1	0	General-purpose register
11 ⊑/11		R/	w/		EIPT5	0	Enable	Mask	Interrupt mask register (Programmable timer 5 underflow)
			vv		EICTC5	0	Enable	Mask	Interrupt mask register (Programmable timer 5 compare match)
	General	General	EIPT6	EICTC6	General	0	1	0	General-purpose register
			-		General	0	1	0	General-purpose register
FFE8H		R/W		EIPT6	0	Enable	Mask	Interrupt mask register (Programmable timer 6 underflow) Interrupt mask register (Programmable timer 6 compare match)	
FFE8H		R/	W			•	- · · ·		Interrupt mask register (Programmable timer 6 compare match)
FFE8H		R/	W		EICTC6	0	Enable	Mask	
FFE8H	General	R/ General	W EIPT7	EICTC7	EICTC6 General	0	1	0	General-purpose register
FFE8H FFE9H	General			EICTC7	EICTC6 General General	0 0	1 1	0 0	General-purpose register General-purpose register
	General	General		EICTC7	EICTC6 General General EIPT7	0 0 0	1 1 Enable	0 0 Mask	General-purpose register General-purpose register Interrupt mask register (Programmable timer 7 underflow)
		General R/	EIPT7 W		EICTC6 General General EIPT7 EICTC7	0 0	1 1	0 0	General-purpose register General-purpose register Interrupt mask register (Programmable timer 7 underflow) Interrupt mask register (Programmable timer 7 compare match)
FFE9H		General	EIPT7 W	EICTC7	EICTC6 General General EIPT7 EICTC7 General	0 0 0 0	1 1 Enable Enable	0 0 Mask Mask 0	General-purpose register General-purpose register Interrupt mask register (Programmable timer 7 underflow) Interrupt mask register (Programmable timer 7 compare match) General-purpose register
		General R/	EIPT7 W General		EICTC6 General General EIPT7 EICTC7	0 0 0 0	1 1 Enable Enable 1	0 0 Mask Mask	General-purpose register General-purpose register Interrupt mask register (Programmable timer 7 underflow) Interrupt mask register (Programmable timer 7 compare match)

Table 4.15.4.1(a) Control bits of interrupt

*2 Not set in the circuit

							(*) 0		bits of interrupt
Address		Reg		D -				6	Comment
	D3	D2	D1	D0	Name	Init *1	1	0	
	EIK03	EIK02	EIK01	EIK00	EIK03	0	Enable	Mask	Interrupt mask register (Key input interrupt 3 <p13>)</p13>
FFEBH					EIK02	0	Enable	Mask	Interrupt mask register (Key input interrupt 2 <p12>)</p12>
		R/	W		EIK01	0	Enable	Mask	Interrupt mask register (Key input interrupt 1 <p11>)</p11>
r					EIK00	0	Enable	Mask	Interrupt mask register (Key input interrupt 0 <p10>)</p10>
	EIK13	EIK12	EIK11	EIK10	EIK13	0	Enable	Mask	Interrupt mask register (Key input interrupt 7 <p43>)</p43>
FFECH					EIK12	0	Enable	Mask	Interrupt mask register (Key input interrupt 6 <p42>)</p42>
		R/	W		EIK11	0	Enable	Mask	Interrupt mask register (Key input interrupt 5 <p41>)</p41>
-					EIK10	0	Enable	Mask	Interrupt mask register (Key input interrupt 4 <p40>)</p40>
	EIRUN	EILAP	EISW1	EISW10	EIRUN	0	Enable	Mask	Interrupt mask register (Stopwatch direct RUN)
FFEDH					EILAP	0	Enable	Mask	Interrupt mask register (Stopwatch direct LAP)
		R/	W		EISW1	0	Enable	Mask	Interrupt mask register (Stopwatch timer 1 Hz)
					EISW10	0	Enable	Mask	Interrupt mask register (Stopwatch timer 10 Hz)
	EIT3	EIT2	EIT1	EIT0	EIT3	0	Enable	Mask	Interrupt mask register (Clock timer 16 Hz)
FFEEH					EIT2 EIT1	0 0	Enable Enable	Mask Mask	Interrupt mask register (Clock timer 32 Hz)
		R/	W						Interrupt mask register (Clock timer 64 Hz)
					EIT0	0	Enable	Mask	Interrupt mask register (Clock timer 128 Hz)
	EIT7	EIT6	EIT5	EIT4	EIT7	0	Enable Enable	Mask	Interrupt mask register (Clock timer 1 Hz)
FFEFH					EIT6	0	Enable	Mask	Interrupt mask register (Clock timer 2 Hz)
		R/	W		EIT5	0		Mask	Interrupt mask register (Clock timer 4 Hz)
					EIT4 0 *3	0 - *2	Enable	Mask	Interrupt mask register (Clock timer 8 Hz)
	0	IRFE	IRFR	IRFS	-		(R)	(R)	Unused
FFF1H					IRFE	0	Yes	No	Interrupt factor flag (R/f converter error)
	R		R/W			0 0	(W)	(W) Invalid	Interrupt factor flag (R/f converter reference oscillate completion)
					IRFS 0 *3	_ *2	Reset		Interrupt factor flag (R/f converter sensor oscillate completion)
	0	0	IPT0	ICTC0	0*3	_ *2 _ *2	(R)	(R)	Unused
FFF2H					IPT0	0	Yes	No	Unused
	F	2	R/	R/W		0	(W) Report	(W)	Interrupt factor flag (Programmable timer 0 underflow)
					ICTC0 0 *3	_ *2	Reset	Invalid	Interrupt factor flag (Programmable timer 0 compare match)
	0	0	IPT1	ICTC1	0*3	_ *2 _ *2	(R) Yes	(R) No	Unused Unused
FFF3H					IPT1	0	(W)	(W)	1
	F	2	R/	W	ICTC1	0	Reset	Invalid	Interrupt factor flag (Programmable timer 1 underflow) Interrupt factor flag (Programmable timer 1 compare match)
					0 *3	- *2	(R)	(R)	Unused
	0	0	IPT2	ICTC2	0 *3	_ *2	Yes	No	Unused
FFF4H					IPT2	0	(W)	(W)	Interrupt factor flag (Programmable timer 2 underflow)
	F	ł	R/	W	ICTC2	0	Reset	Invalid	Interrupt factor flag (Programmable timer 2 compare match)
					0 *3	_ *2	(R)	(R)	Unused
	0	0	IPT3	ICTC3	0 *3	_ *2	Yes	No	Unused
FFF5H					IPT3	0	(W)	(W)	Interrupt factor flag (Programmable timer 3 underflow)
	F	8	R/	W	ICTC3	0	Reset	Invalid	Interrupt factor flag (Programmable timer 3 compare match)
					0 *3	_ *2	(R)	(R)	Unused
	0	0	IPT4	ICTC4	0 *3	_ *2	Yes	No	Unused
FFF6H					IPT4	0	(W)	(W)	Interrupt factor flag (Programmable timer 4 underflow)
	F	2	R/	W	ICTC4	0	Reset	Invalid	Interrupt factor flag (Programmable timer 4 compare match)
					0 *3	_ *2	(R)	(R)	Unused
	0	0	IPT5	ICTC5	0 *3	_ *2	Yes	No	Unused
FFF7H					IPT5	0	(W)	(W)	Interrupt factor flag (Programmable timer 5 underflow)
	F	2	R/	W	ICTC5	0	Reset	Invalid	Interrupt factor flag (Programmable timer 5 compare match)
					0 *3	- *2	(R)	(R)	Unused
	0	0	IPT6	ICTC6	0 *3	_ *2	Yes	No	Unused
FFF8H					IPT6	0	(W)	(W)	Interrupt factor flag (Programmable timer 6 underflow)
	F	2	R/	W	ICTC6	0	Reset	Invalid	Interrupt factor flag (Programmable timer 6 compare match)
					0 *3	_ *2	(R)	(R)	Unused
	0	0	IPT7	ICTC7	0 *3	_ *2	Yes	No	Unused
FFF9H					IPT7	0	(W)	(W)	Interrupt factor flag (Programmable timer 7 underflow)
	F	2	R/	W	ICTC7	0	Reset	Invalid	Interrupt factor flag (Programmable timer 7 compare match)
*1 Initia	d value	at initia	l reset						when being read

<i>Table 4.15.4.1(b)</i>	Control bits of inte	errupt
--------------------------	----------------------	--------

*1 Initial value at initial reset

*2 Not set in the circuit

	Register								0
Address	D3	D2	D1	D0	Name	Init *1	1	0	Comment
	0	0	0	ISIF	0 *3	_ *2	(R)	(R)	Unused
FFFAH	0	0	0	1515	0 *3	- *2	Yes	No	Unused
ГГГАП		R		R/W	0 *3	_ *2	(W)	(W)	Unused
		К		R/ W	ISIF	0	Reset	Invalid	Interrupt factor flag (Serial interface)
	IK03	IK02	IK01	IK00	IK03	0	(R)	(R)	Interrupt factor flag (Key input interrupt 3 <p13>)</p13>
FFFBH	IKUS	IKUZ	INUT	IKUU	IK02	0	Yes	No	Interrupt factor flag (Key input interrupt 2 <p12>)</p12>
		R/	W		IK01	0	(W)	(W)	Interrupt factor flag (Key input interrupt 1 <p11>)</p11>
		IV.	vv		IK00	0	Reset	Invalid	Interrupt factor flag (Key input interrupt 0 <p10>)</p10>
	IK13	IK12	IK11	IK10	IK13	0	(R)	(R)	Interrupt factor flag (Key input interrupt 7 <p43>)</p43>
FFFCH		11(12			IK12	0	Yes	No	Interrupt factor flag (Key input interrupt 6 <p42>)</p42>
R/W		W		IK11	0	(W)	(W)	Interrupt factor flag (Key input interrupt 5 <p41>)</p41>	
		IV.	vv		IK10	0	Reset	Invalid	Interrupt factor flag (Key input interrupt 4 <p40>)</p40>
	IRUN	ILAP	ISW1	ISW10	IRUN	0	(R)	(R)	Interrupt factor flag (Stopwatch direct RUN)
FFFDH	INOIN			101/10	ILAP	0	Yes	No	Interrupt factor flag (Stopwatch direct LAP)
		R/	w		ISW1	0	(W)	(W)	Interrupt factor flag (Stopwatch timer 1 Hz)
		10	vv		ISW10	0	Reset	Invalid	Interrupt factor flag (Stopwatch timer 10 Hz)
	IT3	IT2	IT1	ITO	IT3	0	(R)	(R)	Interrupt factor flag (Clock timer 16 Hz)
FFFEH	115	112		110	IT2	0	Yes	No	Interrupt factor flag (Clock timer 32 Hz)
		R/	w		IT1	0	(W)	(W)	Interrupt factor flag (Clock timer 64 Hz)
		10	vv		IT0	0	Reset	Invalid	Interrupt factor flag (Clock timer 128 Hz)
	IT7	IT6	IT5	IT4	IT7	0	(R)	(R)	Interrupt factor flag (Clock timer 1 Hz)
FFFFH		110	115	114	IT6	0	Yes	No	Interrupt factor flag (Clock timer 2 Hz)
		R/	w		IT5	0	(W)	(W)	Interrupt factor flag (Clock timer 4 Hz)
		IV.	**		IT4	0	Reset	Invalid	Interrupt factor flag (Clock timer 8 Hz)

Table 4.15.4.1	(c)	Control	bits o	of interrupt

*1 Initial value at initial reset

*3 Constantly "0" when being read

*2 Not set in the circuit

SIP03–SIP00, SIP13–SIP10: Interrupt select registers (FF3CH, FF3EH) PCP03–PCP00, PCP13–PCP10: Interrupt polarity select registers (FF3DH, FF3FH) EIK03–EIK00, EIK13–EIK10: Interrupt mask registers (FFEBH, FFECH) IK03–IK00, IK13–IK10: Interrupt factor flags (FFFBH, FFFCH) Refer to Section 4.5, "I/O Ports."

> EIRFE, EIRFR, EIRFS: Interrupt mask registers (FFE1H•D2, D1, D0) IRFE, IRFR, IRFS: Interrupt factor flags (FFF1H•D2, D1, D0) Refer to Section 4.13, "R/f Converter."

EIPT0, EICTC0: Interrupt mask registers (FFE2H•D1, D0) EIPT1, EICTC1: Interrupt mask registers (FFE3H•D1, D0) EIPT2, EICTC2: Interrupt mask registers (FFE4H•D1, D0) EIPT3, EICTC3: Interrupt mask registers (FFE5H•D1, D0) EIPT4, EICTC4: Interrupt mask registers (FFE6H•D1, D0) EIPT5, EICTC5: Interrupt mask registers (FFE7H•D1, D0) EIPT6, EICTC6: Interrupt mask registers (FFE8H•D1, D0) EIPT7, EICTC7: Interrupt mask registers (FFE9H•D1, D0) IPT0, ICTC0: Interrupt factor flags (FFF2H•D1, D0) IPT1, ICTC1: Interrupt factor flags (FFF3H•D1, D0) IPT2, ICTC2: Interrupt factor flags (FFF4H•D1, D0) IPT3, ICTC3: Interrupt factor flags (FFF5H•D1, D0) IPT4, ICTC4: Interrupt factor flags (FFF6H•D1, D0) IPT5, ICTC5: Interrupt factor flags (FFF7H•D1, D0) IPT6, ICTC6: Interrupt factor flags (FFF8H•D1, D0) IPT7, ICTC7: Interrupt factor flags (FFF9H•D1, D0) Refer to Section 4.9, "Programmable Timer."

EISIF: Interrupt mask register (FFEAH•D0) ISIF: Interrupt factor flag (FFFAH•D0)

Refer to Section 4.10, "Serial Interface."

EIRUN, EILAP, EISW1, EISW10: Interrupt mask registers (FFEDH) IRUN, ILAP, ISW1, ISW10: Interrupt factor flags (FFFDH) Refer to Section 4.8, "Stopwatch Timer."

EIT3–EIT0, EIT7–EIT4: Interrupt mask registers (FFEEH, FFEFH) IT3–IT0, IT7–IT4: Interrupt factor flags (FFFEH, FFFFH) Refer to Section 4.7, "Clock Timer."

4.15.5 Programming notes

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0."
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.
- (4) When using the SLEEP function, set the interrupt flag and the registers for the I/O port to be used to cancel SLEEP status as below before executing the SLP instruction.
 - Interrupt flag (I flag) = "1" (interrupts are enabled)
 - Interrupt select register SIPxx = "1" (the Pxx I/O port interrupt is selected)
 - Interrupt mask register EIKxx = "1" (the Pxx I/O port interrupt is enabled)
 - Noise rejector select register NRSPxx = "00" (noise rejector is bypassed)
- (5) The interrupt handler routine must be located within the range from "Interrupt vector address (100H– 10FH)" -7FH to +80H. If it is difficult, make a relay point within that range as the destination of the vector jump and branch the program to the interrupt handler from there.

CHAPTER 5 FLASH EEPROM

The S1C6F632 has a built-in Flash EEPROM and supports ROM programming (erase/program/verify) on the target board with the S1C6F632 mounted.

Table 5.1 shows the Flash EEPROM specifications.

Table 5.1	Flash EEP	PROM	specifications
-----------	-----------	------	----------------

Programming count	1000 times (Min.)*1
Data bit status after erasing	1
Program voltage range	$V_{DD} = 2.7 \text{ to } 3.6 \text{ V} (V_{D1} = 2.5 \text{ V})$
Security function	Programming/erasing protection, On Board Writer read protection*2

*1 The programming count assumes that "erasing + programming" or "programming only" is one count and the programmed data is guaranteed to be retained for 10 years.

*2 This protection can be set by the On Board Writer only.

Refer to Chapter 8, "Electrical Characteristics," for other Flash EEPROM characteristics.

* This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

The Flash EEPROM can be programmed by connecting the On Board Writer (product name: S5U1C88000W3/S5U1C88000W4).

By connecting the target board to the On Board Writer using the 10-pin target-board connector (when the S5U1C88000W4 is used) or 16-pin target-board connector (when the S5U1C88000W3 is used) as shown in Figures 5.1 and 5.2, ROM programming for the S1C6F632 can be controlled from the PC. During ROM programming, the S1C6F632 runs with the clock supplied from the On Board Writer. Consequently, the OSC1/OSC3 oscillation frequencies for normal operation do not affect the ROM programming function. The other terminals that are not connected to the On Board Writer retain the initial status set at initial reset.

Refer to Appendix B, "PROM Programming," for how to program the ROM using the On Board Writer.

- Notes: Be sure to leave the DMOD, DTXD, DRXD and DCLK terminals open during normal operation. Particularly, make sure that the DMOD pin is not pulled up to high from outside the IC, although the pin is pulled down with the internal resistor.
 - The OSC1 and OSC3 oscillation circuits must be configured to enable oscillation when programming the Flash EEPROM using the On Board Writer.

CHAPTER 5: FLASH EEPROM




Fig. 5.1 ROM programming control circuit and connection example using 10-pin connector (S5U1C88000W4 used)




Fig. 5.2 ROM programming control circuit and connection example using 16-pin connector (S5U1C88000W3 used)

CHAPTER 6 SUMMARY OF NOTES

6.1 Notes for Low Current Consumption

The S1C6F632 contains control registers for each of the circuits so that current consumption can be reduced.

These control registers reduce the current consumption through programs that operate the circuits at the minimum levels.

The following lists the circuits that can control operation and their control registers. Refer to these when programming.

Circuit (and item)	Control register			
CPU	HALT and SLP instructions			
CPU operating frequency	CLKCHG, OSCC			
LCD system voltage circuit	LPWR			
SVD circuit	SVDON			

Table 6.1.1 Circuits and control registers

Refer to Chapter 8, "Electrical Characteristics" for current consumption.

Below are the circuit statuses at initial reset.

CPU: Operating status CPU operating frequency: Low speed side (CLKCHG = "0") OSC3 oscillation circuit is in off status (OSCC = "0") LCD system voltage circuit: Off status (LPWR = "0") SVD circuit: Off status (SVDON = "0")

Also, be careful about panel selection because the current consumption can differ by the order of several μ A on account of the LCD panel characteristics.

6.2 Summary of Notes by Function

Here, the cautionary notes are summed up by function category. Keep these notes well in mind when programming.

Memory and stack

- (1) Memory is not implemented in unused areas within the memory map. Further, some non-implementation areas and unused (access prohibition) areas exist in the peripheral I/O area. If the program that accesses these areas is generated, its operation cannot be guaranteed. Refer to the I/O memory maps shown in Table 4.1.1 for the peripheral I/O area.
- (2) Part of the RAM area is used as a stack area for subroutine call and register evacuation, so pay attention not to overlap the data area and stack area.
- (3) The S1C63000 core CPU handles the stack using the stack pointer for 4-bit data (SP2) and the stack pointer for 16-bit data (SP1).

16-bit data are accessed in stack handling by SP1, therefore, this stack area should be allocated to the area where 4-bit/16-bit access is possible (0100H to 01FFH). The stack pointers SP1 and SP2 change cyclically within their respective range: the range of SP1 is 0000H to 1FFFH and the range of SP2 is 0000H to 00FFH. Therefore, pay attention to the SP1 value because it may be set to 0200H or more exceeding the 4-bit/16-bit accessible range in the S1C6F632 or it may be set to 00FFH or less. Memory accesses except for stack operations by SP1 are 4-bit data access. After initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set by software. Further, if either SP1 or SP2 is re-set when both are set already, the interrupts including NMI are masked again until the other is re-set. Therefore, the settings of SP1 and SP2 must be done as a pair.

Power control

- (1) When the power supply voltage booster is turned on, the VD2 output voltage requires about 1 msec to stabilize. Do not switch the power source for the LCD system voltage regulator to VD2 until the stabilization time has elapsed.
- (2) Current consumption increases in heavy load protection mode, therefore do not set heavy load protection mode with software if unnecessary.

Watchdog timer

When the watchdog timer is being used, the software must reset it within 3-second cycles. Because the watchdog timer is set in operation state by initial reset, set the watchdog timer to disabled state (not used) before generating an interrupt (NMI) if it is not used.

Oscillation circuit

- (1) When the high speed CPU operation is not necessary, you should operate the peripheral circuits according to the setting outline indicate below.
 - CPU operating clock: OSC1
 - OSC3 oscillation circuit: Off

(When the OSC3 clock is not necessary for some peripheral circuits.)

- (2) Since 1 msec to several tens of msec are necessary for the oscillation to stabilize after turning the OSC3 oscillation circuit on. Consequently, you should switch the CPU operating clock (OSC1 → OSC3) after allowing for a sufficient waiting time once the OSC3 oscillation goes on. (The oscillation start time will vary somewhat depending on the oscillator and on the externally attached parts. Refer to the oscillation start time example indicated in Chapter 8, "Electrical Characteristics.")
- (3) When switching the clock from OSC3 to OSC1, be sure to switch OSC3 oscillation off with separate instructions. Using a single instruction to process simultaneously can cause a malfunction of the CPU.
- (4) The S1C6F632 supports the SLEEP function and both the OSC1 and OSC3 oscillation circuits stop oscillating when the CPU enters SLEEP mode. To prevent the CPU from a malfunction when it resumes operating from SLEEP mode, switch the CPU clock to OSC1 before placing the CPU into SLEEP mode.

CHAPTER 6: SUMMARY OF NOTES

I/O port

(1) When an I/O ports in input mode is changed from high to low by the pull-down resistor, the fall of the waveform is delayed on account of the time constant of the pull-down resistor and input gate capacitance. Hence, when fetching input data, set an appropriate wait time. Particular care needs to be taken of the key scan during key matrix configuration. Make this waiting time the amount of time or more calculated by the following expression. 10 × C × R

C: terminal capacitance 5 pF + parasitic capacitance ? pF

R: pull-down resistance 375 k Ω (Max.)

- (2) Be sure to turn the noise rejector off before executing the SLP instruction.
- (3) Reactivating from SLEEP status can only be done by generation of a key input interrupt factor. Therefore when using the SLEEP function, it is necessary to set the interrupt select register (SIPxx = "1") of the port to be used for releasing SLEEP status before executing the SLP instruction. Furthermore, enable the key input interrupt using the corresponding interrupt mask register (EIKxx = "1") before executing the SLP instruction to run key input interrupt handler routine after SLEEP status is released.
- (4) A hazard may occur when the TOUT_A-TOUT_D and FOUT signals are turned on and off.
- (5) When fOSC3 is selected for the FOUT signal frequency, it is necessary to control the OSC3 oscillation circuit before output. Refer to Section 4.4, "Oscillation Circuit," for the control and notes.
- (6) Before the port function is configured, the circuit that uses the port (e.g. input interrupt, multiple key entry reset, serial interface, event counter input, direct RUN/LAP input for stopwatch) must be disabled.

LCD driver

- (1) When a program that access no memory implemented area (F080H–F0FFH, F180H–F1FFH, F280H– F2FFH, F380H–F3FFH) is made, the operation is not guaranteed.
- (2) When driving the LCD system voltage regulator with VD2, wait at least 1 msec for stabilization of the voltage before switching the power voltage for the LCD system voltage regulator to VD2 using VCSEL after the power supply voltage booster is turned on.

Clock timer

- (1) Be sure to read timer data in the order of low-order data (TM0–TM3) then high-order data (TM4–TM7).
- (2) The clock timer count clock does not synch with the CPU clock. Therefore, the correct value may not be obtained depending on the count data read and count-up timings. To avoid this problem, the clock timer count data should be read by one of the procedures shown below.
 - Read the count data twice and verify if there is any difference between them.
 - Temporarily stop the clock timer when the counter data is read to obtain proper data.
- (3) When resetting the clock timer (TMRST = "1"), do not start the clock timer (TMRUN = "1") simultaneously. If both control bits are set to "1," the clock timer may not reset properly.

Stopwatch timer


- (1) The interrupt factor flag should be reset after resetting the stopwatch timer.
- (2) Be sure to data reading in the order of SWD0–3 \rightarrow SWD4–7 \rightarrow SWD8–11.
- (3) When data that is held by a LAP input is read, read the capture buffer renewal flag CRNWF after reading the SWD8–11 and check whether the data has been renewed or not.
- (4) When performing a processing such as a LAP input preceding with 1 Hz interrupt processing, read the LAP data carry-up request flag LCURF before processing and check whether carry-up is needed or not.

Programmable timer

(1) When reading counter data, be sure to read the low-order 4 bits (PTDx0–PTDx3) first. The high-order 4 bits (PTDx4–PTDx7) are latched when the low-order 4 bits are read and they are held until the next reading of the low-order 4 bits. In 16-bit timer mode, the high-order 12 bits are held by reading the low-order 4 bits, be sure to read the low-order 4 bits first.

When the CPU is running with the OSC1 clock and the programmable timer is running with the OSC3 clock, stop the timer before reading the counter data to read the proper data.

(2) The programmable timer actually enters RUN/STOP status in synchronization with the falling edge of the input clock after writing to the PTRUNx register. Consequently, when "0" is written to the PTRUNx register, the timer enters STOP status at the point where the counter is decremented (-1). The PTRUNx register maintains "1" for reading until the timer actually stops.




In event counter mode, the timer starts counting at the first event clock.

Count clock			
PTRUNx (RD)			
PTRUNx (WR)	"1" (RUN)		"0" (STOP)
PTDx0–PTDx7	42H (41H (40H	і (зғн (зен (3DH
<pre><</pre>			

Fig. 6.2.2 Timing chart for RUN/STOP control (event counter mode)

- (3) Since the TOUT_A-TOUT_D signals are generated asynchronously from the PTOUT_A-PTOUT_D registers, a hazard within 1/2 cycle is generated when the signal is turned on and off by setting the register.
- (4) When the OSC3 oscillation clock is selected for the clock source, it is necessary to turn the OSC3 oscillation ON, prior to using the programmable timer. However the OSC3 oscillation circuit requires a time at least 5 msec from turning the circuit ON until the oscillation stabilizes. Therefore, allow an adequate interval from turning the OSC3 oscillation circuit ON to starting the programmable timer. Refer to Section 4.4, "Oscillation Circuit," for the control and notes of the OSC3 oscillation circuit. At initial reset, the OSC3 oscillation circuit is set in the off state.
- (5) For the reason below, pay attention to the reload data write timing when changing the interval of the programmable timer interrupts while the programmable timer is running. The programmable timer counts down at the falling edge of the input clock and at the same time it generates an interrupt if the counter underflows. Then it starts loading the reload data to the counter and the counter data is determined at the next rising edge of the input clock (period shown in as ① in the figure).



To avoid improper reloading, do not rewrite the reload data after an interrupt occurs until the counter data is determined including the reloading period ^①. Be especially careful when using the OSC1 (low-speed clock) as the clock source of the programmable timer and the CPU is operating with the OSC3 (high-speed clock).

- (6) The programmable timer count clock does not synch with the CPU clock. Therefore, the correct value may not be obtained depending on the count data read and count-up timings. To avoid this problem, the programmable timer count data should be read by one of the procedures shown below.
 - Read the count data twice and verify if there is any difference between them.
 - Temporarily stop the programmable timer when the counter data is read to obtain proper data.

Serial interface

- (1) Perform data writing/reading to the data registers SD0–SD7 only while the serial interface is not running (i.e., the synchronous clock is neither being input or output).
- (2) As a trigger condition, it is required that data writing or reading on data registers SD0–SD7 be performed prior to writing "1" to SCTRG. (The internal circuit of the serial interface is initiated through data writing/reading on data registers SD0–SD7.) In addition, be sure to enable the serial interface with the ESIF register before setting the trigger. Supply trigger only once every time the serial interface is placed in the RUN state. Refrain from performing trigger input multiple times, as leads to malfunctioning. Moreover, when the synchronous

clock SCLK is external clock, start to input the external clock after the trigger.

- (3) Setting of the input/output permutation (MSB first/LSB first) with the SDP register should be done before setting data to SD0–SD7.
- (4) Be aware that the maximum clock frequency for the serial interface is limited to 1 MHz when the programmable timer is used as the clock source or the serial interface is used in slave mode.

Sound generator

- (1) Since it generates a buzzer signal that is out of synchronization with the BZE register, hazards may at times be produced when the signal goes on/off due to the setting of the BZE register.
- (2) The one-shot output is only valid when the normal buzzer output is off (BZE = "0") and will be invalid when the normal buzzer output is on (BZE = "1").

Integer multiplier

An operation process takes 10 CPU clock cycles (5 bus cycles) after writing to the calculation mode select register CALMD until the operation result is set to the destination register DRH/DRL and the operation flags. While this operation process, do not read/write from/to the destination register DRH/DRL and do not read NF/VF/ZF.

R/f converter

- (1) When an error interrupt occurs, reset the overflow flag (OVMC or OVTC) by writing "1." The same error interrupt will occur again if the overflow flag is not reset.
- (2) When setting the measurement counter or time base counter, always write 5 words of data continuously in order from the lower address (FF62H → FF63H → FF64H → FF65H → FF66H, FF67H → FF68H → FF69H → FF6AH → FF6BH). Furthermore, an LD instruction should be used for writing data to the measurement counter and a read-modify-write instruction (AND, OR, ADD, SUB, etc.) cannot be used. If data other than low-order 4 bits is written, the counter cannot be set to the desired value.
- (3) To perform a new R/f conversion once a conversion has completed (after an interrupt has occurred), it must be started (set RFRUNR/RFRUNS to "1") after at least one R/f converter clock cycle (31 µsec when fosc1 is selected) has elapsed.

Pay attention especially when OSC3 is selected as the CPU clock and the R/f converter clock is set to fosc1 to fosc1/4.

SVD circuit

- (1) To obtain a stable detection result, the SVD circuit must be on for at least 500 µsec. So, to obtain the SVD detection result, follow the programming sequence below.
 - 1. Set SVDON to "1"
 - 2. Maintain for 500 µsec minimum
 - 3. Set SVDON to "0"
 - 4. Read SVDDT
- (2) The SVD circuit should normally be turned off because SVD operation increase current consumption.

Flash EEPROM

- (1) Be sure to leave the DMOD, DTXD, DRXD and DCLK terminals open during normal operation. Particularly, make sure that the DMOD pin is not pulled down to low from outside the IC, although the pin is pulled up with the internal resistor.
- (2) The OSC1 and OSC3 oscillation circuits must be configured to enable oscillation when programming the Flash EEPROM using the On Board Writer.


Interrupt

- (1) The interrupt factor flags are set when the interrupt condition is established, even if the interrupt mask registers are set to "0."
- (2) After an interrupt occurs, the same interrupt will occur again if the interrupt enabled state (I flag = "1") is set or the RETI instruction is executed unless the interrupt factor flag is reset. Therefore, be sure to reset (write "1" to) the interrupt factor flag in the interrupt service routine before shifting to the interrupt enabled state.
- (3) After an initial reset, all the interrupts including NMI are masked until both the stack pointers SP1 and SP2 are set with the software. Be sure to set the SP1 and SP2 in the initialize routine. Further, when re-setting the stack pointer, the SP1 and SP2 must be set as a pair. When one of them is set, all the interrupts including NMI are masked and interrupts cannot be accepted until the other one is set.
- (4) When using the SLEEP function, set the interrupt flag and the registers for the I/O port to be used to cancel SLEEP status as below before executing the SLP instruction.
 - Interrupt flag (I flag) = "1" (interrupts are enabled)
 - Interrupt select register SIPxx = "1" (the Pxx I/O port interrupt is selected)
 - Interrupt mask register EIKxx = "1" (the Pxx I/O port interrupt is enabled)
 - Noise rejector select register NRSPxx = "00" (noise rejector is bypassed)
- (5) The interrupt handler routine must be located within the range from "Interrupt vector address (100H– 10FH)" -7FH to +80H. If it is difficult, make a relay point within that range as the destination of the vector jump and branch the program to the interrupt handler from there.

6.3 Precautions on Mounting

<Oscillation Circuit>

- Oscillation characteristics change depending on conditions (board pattern, components used, etc.). In particular, when a ceramic oscillator or crystal oscillator is used, use the oscillator manufacturer's recommended values for constants such as capacitance and resistance.
- Disturbances of the oscillation clock due to noise may cause a malfunction. Consider the following points to prevent this:
 - Components which are connected to the OSC1, OSC2, OSC3 and OSC4 terminals, such as oscillators, resistors and capacitors, should be connected in the shortest line.
 - (2) As shown in the right hand figure, make a VSS pattern as large as possible at circumscription of the OSC1, OSC2, OSC3 and OSC4 terminals and the components connected to these terminals. Furthermore, do not use this VSS pattern for any purpose other than the oscillation system.




• In order to prevent unstable operation of the oscillation circuit due to current leak between OSC1/ OSC3 and VDD, please keep enough distance between OSC1/OSC3 and VDD or other signals on the board pattern.

<Reset Circuit>

- The power-on reset signal which is input to the RESET terminal changes depending on conditions (power rise time, components used, board pattern, etc.).
 Decide the time constant of the capacitor and resistor after enough tests have been completed with the application product. When using the built-in pull-down resistor of the RESET terminal, take into consideration dispersion of the resistance for setting the constant.
- In order to prevent any occurrences of unnecessary resetting caused by noise during operating, components such as capacitors and resistors should be connected to the RESET terminal in the shortest line.

<Power Supply Circuit>


- Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:
 - (1) The power supply should be connected to the VDD and VSS terminals with patterns as short and large as possible.
 - (2) When connecting between the VDD and VSS terminals with a bypass capacitor, the terminals should be connected as short as possible.



- (3) Components which are connected to the VD1, VD2 and VC1–VC5 terminals, such as capacitors, should be connected in the shortest line. In particular, the VC1–VC5 voltages affect the display quality.
- Do not connect anything to the VC1–VC5 terminals when the LCD driver is not used.


<Arrangement of Signal Lines>

- In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do
 not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation
 unit and analog input unit.
- When a signal line is parallel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction. Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit and analog input unit.



<Output Terminals>


When an output terminal is used to drive an external component that consumes a large amount of current, the operation of the external component affects the built-in power supply circuit of this IC and the output voltage may vary. When driving a bipolar transistor by a periodic signal such as the BZ or timer output in particular, it may cause variations in the voltage output from the LCD system voltage circuit that affects the contrast of the LCD display. To prevent this, separate the traces on the printed circuit board. Put one between the power supply and the IC's VDD and Vss terminals, and another between the power supply and the external component that consumes the large amount of current. Furthermore, use an external component with as low a current consumption as possible.



<Precautions for Visible Radiation (when bare chip is mounted)>

- Visible radiation causes semiconductor devices to change electrical characteristics. It may cause the IC to malfunction or the nonvolatile memory data to be erased. When developing products, consider the following precautions to prevent malfunctions caused by visible radiation.
 - (1) Design the product and bond the IC on the board so that it is shielded from visible radiation in actual use.
 - (2) The inspection process of the product needs an environment that shields the IC from visible radiation.
 - (3) Shield not only the face of the IC but the back and side as well.
 - (4) After the shielded package has been opened, the IC chip should be bonded on the board within one week. If the IC chip must be stored after the package has been opened, be sure to shield the IC from visible radiation.
 - (5) If there is a possibility that heat stress exceeding the reflow soldering condition is applied to the IC in the bonding process, perform enough evaluation of data stored in the nonvolatile memory before the product is shipped.

CHAPTER 7 BASIC EXTERNAL WIRING DIAGRAM



Recommended values for external parts

Name	Recommended value
Crystal oscillator	32.768 kHz
Trimmer capacitor	0–25 pF
Ceramic oscillator	0.3–4.2 MHz
Feedback resistor	1 MΩ
Gate capacitor	15 pF (Crystal oscillation)
	30 pF (Ceramic oscillation)
Drain capacitor	15 pF (Crystal oscillation)
	30 pF (Ceramic oscillation)
Resistor for CR oscillation	30 kΩ
	Crystal oscillator Trimmer capacitor Ceramic oscillator Feedback resistor Gate capacitor Drain capacitor

Symbol	Name	Recommended value
C1	Capacitor between Vss and VD1	0.1 μF
C2	Capacitor between Vss and Vc1	0.1 μF
Сз	Capacitor between Vss and Vc2	0.1 μF
C4	Capacitor between Vss and Vc3	0.1 μF
C5	Capacitor between Vss and Vc4	0.1 μF
C6	Capacitor between Vss and Vc5	0.1 μF
C7–C9	Booster capacitors	0.1 μF
C10	Capacitor between Vss and VD2	0.1 μF
C11	Booster capacitor	0.1 μF
Ср	Capacitor for power supply	3.3 μF
Cres	Capacitor for RESET terminal	0.47 μF

Note: C4, C10 and C11 are not necessary depending on the selected option for the LCD drive power. Refer to Section 4.6.1, "Configuration of LCD driver", for details.

CHAPTER 8 ELECTRICAL CHARACTERISTICS

8.1 Absolute Maximum Rating

			(Vss=0V)
Item	Symbol	Condition	Rated value	Unit
Power supply voltage	VDD		-0.3 to +4.0	V
LCD power supply voltage	VC5		-0.3 to +6.0	V
Input voltage	VI		-0.3 to VDD + 0.3	V
Output voltage	Vo		-0.3 to VDD + 0.3	V
High level output current	Іон	1 terminal	-5	mA
		Total of all terminals	-20	mA
Low level output current	IOL	1 terminal	5	mA
		Total of all terminals	20	mA
Permissible dissipation *1	PD		200	mW
Operating temperature	Topr		-20 to +70	°C
Storage temperature	Tstg		-65 to +150	°C
Soldering temperature / time	Tsol		260°C, 10sec (lead section)	-

*1 In case of plastic package (QFP20-144pin).

8.2 Recommended Operating Conditions

				Γ)	Га=-20 to	70°C)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply voltage	VDD	Normal operation mode, Vss=0V	1.8	-	3.6	V
		Flash programming mode	2.7	-	3.6	V
Operating frequency	fosc1	Crystal oscillation	-	32.768	-	kHz
	fosc3	CR oscillation (external R)	30	-	2,200	kHz
		Ceramic oscillation	30	-	4,200	kHz
Capacitor between VD1 and VSS	C1	*1	-	0.1	-	μF
Capacitor between VC1 and Vss	C2	*1	-	0.1	-	μF
Capacitor between Vc2 and Vss	C3	*1	-	0.1	-	μF
Capacitor between VC3 and VSS	C4	*1, *2	-	0.1	-	μF
Capacitor between VC4 and Vss	C5	*1	-	0.1	-	μF
Capacitor between VC5 and VSS	C6	*1	-	0.1	-	μF
Capacitor between CA and CB	C7	*1	-	0.1	-	μF
Capacitor between CA and CC	C8	*1	-	0.1	-	μF
Capacitor between CD and CE	C9	*1	_	0.1	-	μF
Capacitor between VD2 and VSS	C10	*1	_	0.1	—	μF
Capacitor between CF and CG	C11	*1	-	0.1	-	μF

*1 When LCD drive power is not used, the capacitor is not necessary. In this case, leave the VC1 to VC5 and CA to CG terminals open.

*2 When 1/4 bias is selected, C4 is not necessary. In this case, leave the Vc3 terminal open.

Flash EEPROM programming/erasing

Unless otherwise specified:

VDD=2.7 to 3.6V(VD1=2.5V), Vss=0V, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Programming count	CFEP	*1	1,000	-	-	cycle


*1 The programming count assumes that "erasing + programming" or "programming only" is one count and the programmed data is guaranteed to be retained for 10 years.

8.3 DC Characteristics

Unless otherwise specified:

VDD=1.8 to 3.6V, Vss=0V, Ta=-20 to 70°C								
Item	Symbol	Condition	Min.	Тур.	Max.	Unit		
High level input voltage	Vih	Pxx	0.8-Vdd	-	VDD	V		
Low level input voltage	Vil	Pxx	0	-	$0.2 \cdot V dd$	V		
High level Schmitt input voltage (1)	VT1+	RESET	$0.5 \cdot VDD$	-	$0.9 \cdot V dd$	V		
Low level Schmitt input voltage (1)	VT1-	RESET	0.1-Vdd	-	0.5-Vdd	V		
High level Schmitt input voltage (2)	VT2+	Pxx *1	0.5-Vdd	-	0.9-Vdd	V		
Low level Schmitt input voltage (2)	VT2-	Pxx *1	0.1.Vdd	-	0.5-Vdd	V		
High level output current	Іон	Pxx, Voh=0.9·Vdd	-	-	-0.5	mA		
Low level output current	Iol	Pxx, Vol=0.1·Vdd	0.5	-	-	mA		
Input leak current	Ili	Pxx, RESET	-1	-	1	μΑ		
Output leak current	Ilo	Pxx	-1	-	1	μΑ		
Input pull-down resistance	Rin	Pxx, RESET	100	-	500	kΩ		
Input terminal capacitance	Cin	Pxx, VIN=0V, f=1MHz, Ta=25°C	-	_	15	pF		
Segment/Common output current	ISEGH	SEGxx, COMxx, Vsegh=Vc5-0.1V	-	-	-5	μΑ		
	ISEGL	SEGxx, COMxx, Vsegl=0.1V	5	_	-	μA		

*1 When Schmitt level input is enabled



8.4 Analog Circuit Characteristics and Current Consumption

LCD drive voltage (1/5 bias, Vc2 reference)

Unless otherwise specified:

VDD=1.8 to 3.6V, VSS=0V, Ta=25°C, C1-C11=0.1µF, When a checker pattern is displayed, No panel load, The power supply voltage booster is used when VDD=1.8 to 2.5V.

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VC1	Connects 1 MQ load resistor b	between Vss	0.180·Vc5	-	0.220·Vc5	V
		and VC1.					
	VC2	Connects 1 MQ load resistor b	between Vss	0.378·Vc5	-	0.433·Vc5	V
		and Vc2.					
	VC3	Connects 1 MQ load resistor b	between Vss	0.576·Vc5	-	0.657·Vc5	V
		and Vc3.					
	VC4	Connects 1 MQ load resistor b	between Vss	0.754·Vc5	-	0.862·Vc5	V
		and Vc4.	-				
	VC5	Connects 1 M Ω load resistor	LC0-3="0"		4.20		V
		between Vss and Vc5.	LC0-3="1"		4.30		
			LC0-3="2"		4.40		
			LC0-3="3"		4.50		
			LC0-3="4"		4.60		
			LC0-3="5"		4.70		
			LC0-3="6"		4.80		
			LC0-3="7"	Тур.	4.90	Тур.	
			LC0-3="8"	×0.94	5.00	×1.06	
			LC0-3="9"		5.10		
			LC0-3="10"		5.20		
			LC0-3="11"		5.30		
			LC0-3="12"		5.40		
			LC0-3="13"		5.50		
			LC0-3="14"		5.60		
			LC0-3="15"		5.70		

LCD drive voltage (1/4 bias, Vc2 reference)

Unless otherwise specified:

VDD=1.8 to 3.6V, Vss=0V, $Ta=25^{\circ}C$, $C1-C3=0.1\mu$ F, $C5-C11=0.1\mu$ F, When a checker pattern is displayed, No panel load, The power supply voltage booster is used when VDD=1.8 to 2.5V.

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	VC1	Connects 1 M Ω load resistor and Vc1.	between Vss	0.237·Vc5	—	0.270·Vc5	V
	Vc2	Connects 1 M Ω load resistor and Vc2.	between Vss	0.473·Vc5	-	0.540·Vc5	V
	VC4	Connects 1 M Ω load resistor and VC4.	between Vss	0.701·Vc5	-	0.797·Vc5	V
	VC5	Connects 1 M Ω load resistor	LC0-3="0"		3.59		V
		between Vss and Vc5.	LC0-3="1"		3.67		
			LC0-3="2"		3.76		
			LC0-3="3"		3.84		
			LC0-3="4"		3.92		
			LC0-3="5"		4.00	-	
			LC0-3="6"		4.08	-	
			LC0-3="7"	Тур.	4.16		
			LC0-3="8"	×0.94	4.24	×1.06	
			LC0-3="9"		4.32	-	
			LC0-3="10"	-	4.40	-	
			LC0-3="11"		4.48	-	
			LC0-3="12"		4.56	-	
			LC0-3="13"		4.64	4	
			LC0-3="14"	-	4.72	-	
			LC0-3="15"		4.81		

LCD drive voltage (1/4 bias, Vc1 reference)

Unless otherwise specified:

VDD=1.8 to 3.6V, Vss=0V, Ta=25°C, C1-C3=0.1µF, C5-C11=0.1µF, When a checker pattern is displayed, No panel load

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
LCD drive voltage	Vc1	Connects 1 M Ω load resistor and VC1.	between Vss	0.233·Vc5	-	0.267·Vc5	V
	Vc2	Connects 1 M Ω load resistor and Vc2.	between Vss	0.470·Vc5	-	0.535·Vc5	V
	VC4	Connects 1 M Ω load resistor and VC4.	between Vss	0.710·Vc5	-	0.806·Vc5	V
	VC5	Connects 1 M Ω load resistor	LC0-3="0"		3.74		V
		between Vss and Vc5.	LC0-3="1"		3.80		
			LC0-3="2"		3.86		
			LC0-3="3"		3.99		
			LC0-3="4"		4.05		
			LC0-3="5"		4.11		
			LC0-3="6"		4.18		
			LC0-3="7"	Тур.	4.24	Тур.	
			LC0-3="8"	×0.94	4.30	×1.06	
			LC0-3="9"		4.37		
			LC0-3="10"		4.43		
			LC0-3="11"		4.49		
			LC0-3="12"		4.56		
			LC0-3="13"		4.62		
			LC0-3="14"		4.68		
			LC0-3="15"		4.81		

CHAPTER 8: ELECTRICAL CHARACTERISTICS

SVD circuit

Unless otherwise specified:

VDD=1.8 to 3.6V, Vss=0V, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SVD voltage	VSVD	SVDS0–3="0" (Cannot be used.)		-		V
		SVDS0-3="1"		1.8		
		SVDS0-3="2"	1	1.9	1	
		SVDS0-3="3"		2.0		
		SVDS0-3="4"		2.1	1	
		SVDS0-3="5"	1	2.2		
		SVDS0-3="6"		2.3		
		SVDS0-3="7"	Тур.	2.4	Тур.	
		SVDS0-3="8"	×0.96	2.5	×1.04	
		SVDS0-3="9"		2.6		
		SVDS0-3="10"		2.7	-	
		SVDS0-3="11"		2.8		
		SVDS0-3="12"		2.9		
		SVDS0-3="13"		3.0		
		SVDS0-3="14"	1	3.1	1	
		SVDS0-3="15"	1	3.2		
SVD circuit response time	tsvd		-	-	500	μs

R/f converter circuit

Unless otherwise specified:

VDD=1.8 to 3.6V, Vss=0V, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Reference oscillation, sensor	f RFCLK	Ta=-20 to 70°C	1	-	2,000	kHz
oscillation frequency *1						
Reference oscillation, sensor	$\Delta frfclk/\Delta IC$		-40	-	40	%
oscillation frequency/IC deviation *2						
Reference resistance/sensor resistance *3	RREF, RSEN		10	-	-	kΩ
Reference capacitance, capacitive	CRFC, CSEN		100	-	2,000	pF
sensor capacitance *3						
Time base counter clock frequency	ftcclk		-	-	4.2	MHz

*1 The oscillation frequency/IC deviation characteristic value may increase due to variations in oscillation frequency caused by leakage if the oscillation frequency is 1 kHz or lower.

*2 In these characteristics, unevenness between production lots, and variations in board, resistances and capacitances used in the measurement environment are taken into account (variations in temperature are not included).

*3 The CR oscillation can be performed if the resistance or capacitance is out of the range shown in the table (see characteristics curves), note, however, the oscillation frequency/IC deviation characteristic value may increase due to parasitic elements on the board and those in the IC.

Current consumption

Unless otherwise specified:

VDD=1.8 to 3.6V, VSS=0V, VD1=1.8V, DBON=0(VD2=OFF), FLCKSx=32Hz, Ta=25°C, C1-C11=0.1µF, No panel load

		ON=0(VD2=OFF), FLCKSx=32Hz, Ta=25°C, C1–C	· · ·	<u> </u>		1
Item	Symbol		Min.	Тур.	Max.	Uni
Current consumption in SLEEP	ISPL	When SLP is executed: OSC1=ON, OSC3=OFF	-	0.7	2.5	μA
Current consumption in HALT	IHALT1	OSC1=32kHz Crystal, OSC3=OFF	-	2	5	μA
mode	IHALT2	OSC1=32kHz Crystal, OSC3=4MHz Ceramic	-	110	200	μA
	IHALT3	OSC1=32kHz Crystal, OSC3=2MHz CR	-	160	320	μA
Current consumption	IEXE1	OSC1=32kHz Crystal, OSC3=OFF,	-	9	18	μΑ
during execution		CPUclk=OSC1				
	IEXE2	OSC1=32kHz Crystal, OSC3=4MHz Ceramic,	-	960	1800	μA
		CPUclk=OSC3				
	IEXE3	OSC1=32kHz Crystal, OSC3=2MHz CR,	-	600	1100	μA
		CPUclk=OSC3				
Current consumption during	IEXE1H	OSC1=32kHz Crystal, OSC3=OFF,	-	16	30	μA
execution in heavy load		CPUclk=OSC1, HLMOD=1				
protection mode						
LCD circuit current	ILCD11	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	-	4	10	μA
(1/5 bias, Vc2 reference)		VDD=2.5 to 3.6V *1				
LCD circuit current	ILCD11H	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	-	18	30	μA
in heavy load protection mode		VDD=2.5 to 3.6V, HLMOD=1 *2				·
(1/5 bias, Vc2 reference)						
LCD circuit current when the	ILCD12	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	_	8	20	μA
power voltage booster is active		DBON=1, VDD=1.8 to 2.5V *3				1.
(1/5 bias, Vc2 reference)						
LCD circuit current in heavy	ILCD12H	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	_	38	60	μA
load protection mode when the		DBON=1, VDD=1.8 to 2.5V, HLMOD=1 *4				
power voltage booster is active						
(1/5 bias, Vc2 reference)						
LCD circuit current	ILCD21	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	_	2	5	μA
(1/4 bias, Vc2 reference)	ILCD21	VDD=2.5 to 3.6V *1				pur
LCD circuit current	ILCD21H	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	_	12	25	μA
in heavy load protection mode	ILCD2III	VDD=2.5 to 3.6V, HLMOD=1 *2		12	25	μ
(1/4 bias, Vc2 reference)		VDD-2.5 to 5.6 V, HEMOD=1 V2				
LCD circuit current when the	ILCD22	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	_	4	10	μA
power voltage booster is active	ILCD22	DBON=1, VDD=1.8 to $2.5V *3$	_	-	10	μΑ
(1/4 bias, Vc2 reference)		DDON-1, VDD=1.8 to 2.5 V *5				
LCD circuit current in heavy	II CDAAU	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	_	23	50	
5	ILCD22H		-	25	30	μA
load protection mode when the		DBON=1, VDD=1.8 to 2.5V, HLMOD=1 *4				
power voltage booster is active						
(1/4 bias, Vc2 reference)	T			2.5		
LCD circuit current	ILCD31	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	-	2.5	6	μA
(1/4 bias, VC1 reference)		VDD=1.8 to 3.6V *1				· ·
LCD circuit current	ILCD31H	LCDCx=All on, LCx=FH, fosc1=32.768kHz,	-	8	20	μA
in heavy load protection mode		VDD=1.8 to 3.6V, HLMOD=1 *2				
(1/4 bias, VC1 reference)						
SVD circuit current	Isvd	VDD=3.6V *5	-	8	15	μA
R/f converter circuit current	Irf	VDD=3.6V, CREF=CSEN=1000pF,	-	220	330	μA
		RREF=RSEN= $10k\Omega * 6$				

*1 This value is added to the current consumption in HALT mode or current consumption during execution when the LCD circuit is active. Current consumption increases according to the display contents and panel load.

*2 This value is added to the current consumption during execution in heavy load protection mode when the LCD circuit is active. Current consumption increases according to the display contents and panel load.

*3 This value is added to the current consumption in HALT mode or current consumption during execution when the power voltage booster and the LCD circuit are active. Current consumption increases according to the display contents and panel load.

*4 This value is added to the current consumption during execution in heavy load protection mode when the power voltage booster and the LCD circuit are active. Current consumption increases according to the display contents and panel load.

*5 This value is added to the current consumption during execution or current consumption during execution in heavy load protection mode when the SVD circuit is active.

*6 This value is added to the current consumption during execution when the R/f converter circuit is active.

8.5 Oscillation Characteristics

The oscillation characteristics change depending on the conditions (components used, board pattern, etc.). Use the following characteristics as reference values.

OSC1 crystal oscillation circuit

Unless otherwise specified:

VDD=1.8 to 3.6V, Vss=0V, Crystal oscillator=C-002RX(R1=30kΩ(Typ.), CL=12.5pF), CG1=25pF(external), CD1=built-in, Ta=25°C Item Symbol Condition Min. Тур. Max. Unit Oscillation start time tsta 3 s _ _ 25 External gate capacitance CG1 Including the board capacitance 0 pF Built-in drain capacitance CD1 Chip 20 pF _ Frequency/IC deviation $\Delta f / \Delta IC$ VDD=constant -10 10 % _ Frequency/voltage deviation $\Delta f / \Delta V$ 1 _ ppm/V Frequency adjustment range $\Delta f/\Delta CG$ VDD=constant, CG=0 to 25pF 25 _ ppm

OSC3 ceramic oscillation circuit

Unless otherwise specified:

VDD=1.8 to 3.6V, Vss=0V, Ceramic resonator: TBD, CG3=CD3=30pF, Ta=25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta		-	-	1	ms

OSC3 CR oscillation circuit (external R type)

Unless otherwise specified:

Item	Svmbol	Condition	Min.	Tvp.	Max.	Unit
Oscillation start time	tsta	Condition	-	-	1	ms
Frequency/IC deviation	$\Delta f / \Delta IC$	Rcr=constant	-25	-	25	%

8.6 Serial Interface AC Characteristics

Clock synchronous master mode

• During 32 kHz operation

 $Condition: V{\rm DD}{=}3.0V, V{\rm Ss}{=}0V, T{\rm a}{=}{-}20 \text{ to } 70^\circ\text{C}, V{\rm IH}{=}{-}0.8V{\rm DD}, V{\rm IL}{=}{-}0.2V{\rm DD}, V{\rm OH}{=}0.8V{\rm DD}, V{\rm OL}{=}{-}0.2V{\rm DD}, V{\rm OH}{=}{-}0.8V{\rm DD}$

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd	-	-	5	μs
Receiving data input set-up time	tsms	10	-	-	μs
Receiving data input hold time	tsmh	5	-	-	μs

• During 4 MHz operation

Condition: VDD=3.0V, VSS=0V, Ta=-20 to 70°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD

Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tsmd	-	-	200	ns
Receiving data input set-up time	tsms	400	-	-	ns
Receiving data input hold time	tsmh	200	-	-	ns
		3 (11			

Note that the maximum clock frequency is limited to 1 MHz.

Clock synchronous slave mode

• During 32 kHz operation

Condition: VDD=3.0V, Vss=0V, Ta=-20 to 70°C, VIH1=0.8VDD, VIL1=0.2VDD, VOH=0.8VDD, VOL=0.2VDD


Item	Symbol	Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd	-	-	10	μs
Receiving data input set-up time	tsss	10	-	-	μs
Receiving data input hold time	tssh	5	-	_	μs

• During 4 MHz operation


 $\label{eq:condition: VDD=3.0V, Vss=0V, Ta=-20 to 70^{\circ}C, Vihi=0.8Vdd, Vili=0.2Vdd, Voh=0.8Vdd, Vol=0.2Vdd, Voh=0.8Vdd, Vol=0.2Vdd, Voh=0.8Vdd, Voh=$

Item		Min.	Тур.	Max.	Unit
Transmitting data output delay time	tssd	-	-	500	ns
Receiving data input set-up time	tsss	400	-	-	ns
Receiving data input hold time	tssh	200	-	—	ns

Note that the maximum clock frequency is limited to 1 MHz.




<Slave mode>




8.7 Timing Chart

System clock switching




8.8 Characteristics Curves (reference value)

High level output current-voltage characteristic




Low level output current-voltage characteristic


Ta=70°C, Min. value




LCD drive voltage - supply voltage characteristic (1/5 bias, Vc2 reference, power supply voltage booster not used)


Ta=25°C, Typ. value






Ta=25°C, Typ. value







Ta=25°C, Typ. value




LCD drive voltage - supply voltage characteristic (1/4 bias, Vc2 reference, power supply voltage booster used)


Ta=25°C, Typ. value






Ta=25°C, Typ. value






VDD=3.0V, Typ. value




LCD drive voltage - ambient temperature characteristic (1/4 bias, Vc2 reference, power supply voltage booster not used)

VDD=3.0V, Typ. value



LCD drive voltage - ambient temperature characteristic (1/4 bias, Vc1 reference, power supply voltage booster not used)

VDD=3.0V, Typ. value




LCD drive voltage - load characteristic

(1/5 bias, Vc2 reference, power supply voltage booster not used)

When a load is connected to Vc5 terminal only


LCx=0FH, Ta=25°C, Typ. value



LCD drive voltage - load characteristic (1/4 bias, Vc2 reference, power supply voltage booster not used)

When a load is connected to Vc5 terminal only

LCx=0FH, Ta=25°C, Typ. value





LCD drive voltage - load characteristic


(1/4 bias, Vc1 reference, power supply voltage booster not used)


When a load is connected to Vc5 terminal only


LCx=0FH, Ta=25°C, Typ. value













SVD voltage - ambient temperature characteristic

SVDSx=0FH, Typ. value




HALT state current consumption - temperature characteristic (During operation with OSC1) <Crystal oscillation, fosc1=32.768kHz>

VDD=3.6V, OSC3=OFF, Clock manager=OFF, Typ. value




RUN state current consumption - temperature characteristic (During operation with OSC1) <Crystal oscillation, fosc1=32.768kHz>




VDD=3.6V, OSC3=OFF, Clock manager=OFF, Typ. value


RUN state current consumption - frequency characteristic (During operation with OSC3) <Ceramic oscillation>

VDD=3.6V, Ta=25°C, Typ. value






VDD=3.6V, Ta=25°C, Typ. value





Oscillation frequency - resistor characteristic (OSC3) <CR oscillation>

VDD=3.6V, Ta=25°C, Typ. value




Oscillation frequency - temperature characteristic (OSC3) <CR oscillation>






Measurement counter clock frequency - reference/sensor resistance characteristic (DC oscillation mode)

CSEN=1000pF, Ta=25°C, Typ. value




Measurement counter clock frequency - reference/sensor resistance characteristic (AC oscillation mode)




Measurement counter clock frequency - oscillating capacitance characteristic (DC/AC oscillation mode)

 $Rsen=100k\Omega$, Ta=25°C, Typ. value





CRFC=1000pF, Ta=25°C, Typ. value




CHAPTER 9 PACKAGE

9.1 Plastic Package

QFP20-144pin


(Unit: mm)





The dimensions are subject to change without notice.

VFBGA7HX144

Top View








Symbol	Dimen	sion in Milli	meters
Symbol	Min.	Nom.	Max.
D	-	7	-
E	-	7	-
А	-	-	1.0
A1	-	0.23	-
е	-	0.5	-
b	0.26	-	0.36
Х	-	-	0.08
у	-	-	0.1
Zd	-	0.5	-
Ze	-	0.5	-
		•	

9.2 Ceramic Package for Test Samples


QFP17-144pin

(Unit: mm)



CHAPTER 10 PAD LAYOUT

10.1 Diagram of Pad Layout



Pad opening: $90 \times 68 \,\mu\text{m}$

10.2 Pad Coordinates

2 SEG17 -126.0 -1931.5 49 Vss 1954.5 -111.0 96 P1/2EVIN_A -1104.2 1931.5 3 SEG18 -1106.0 1931.5 50 Voz 1954.5 60.0 98 P0/RUNLAP 1284.2 1931.5 5 SEG20 -986.0 -1931.5 52 CP 1954.5 1300.0 98 P0/RUNLAP -1284.2 1931.5 5 SEG21 -986.0 -1931.5 53 CC 1954.5 300.010 P0/SEN0 -1554.2 1931.5 50 CS 1954.5 500.010 104 Vss -1842.1 1931.5 8 SEG24 -626.0 -1931.5 50 CA 1954.5 1050 100 P0/REP0 -1644.2 1931.5 11 SEG24 -466.0 -1931.5 50 CA 1954.5 1600.01 105 REF1 -1954.5 1394.0 12 SEG24 -166.0 1931.5 60											1	Unit: µm
2 SEG17 -1256.0 -1931.5 50 Voz 1954.5 -21.0 97 PLIRUNLAP -1104.2 1931.5 3 SEG18 -1106.0 1931.5 S1 CG 1954.5 69.0 98 PURUNLAP 1283.2 1331.5 5 SEG20 -986.0 1931.5 S2 CF 1954.5 2430 100 Voo -1374.2 1931.5 6 SEG21 -986.0 1931.5 S2 CC 1954.5 2430 101 Voo -1542.1 1331.5 8 SEG23 -716.0 1931.5 S5 CA 1954.5 5100 102 POZENNO -1542.1 1331.5 10 SEG24 -460.0 1931.5 S7 CA 1954.5 1690.0 104 VS 1342.1 1313.1 11 SEG24 -460.0 1931.5 S7 VC1 1954.5 1790.0 107 SET1 1954.5 1340.1 <td< th=""><th>No.</th><th>Pad name</th><th>Х</th><th>Y</th><th>No.</th><th>Pad name</th><th>Х</th><th>Y</th><th>No.</th><th>Pad name</th><th>Х</th><th>Y</th></td<>	No.	Pad name	Х	Y	No.	Pad name	Х	Y	No.	Pad name	Х	Y
3 SEG18 -1166.0 -1931.5 50 Vo2 1954.5 -21.0 97 P11/RUNLAP -1194.2 1931.5 4 SEG19 -1076.0 -1931.5 51 CG 1954.5 150.9 99 P00/RUNLAP 1234.2 1931.5 5 SEG20 -986.0 -1931.5 53 CE 1954.5 2490 100 P00/REFO -1644.2 1931.5 7 SEG24 -760.0 1931.5 56 CB 1954.5 5190.0 103 P00/REFO -1644.2 1931.5 8 SEG24 -536.0 1931.5 57 CA 1954.5 5190.0 104 VS2 -1824.2 1931.5 11 SEG26 -446.0 1931.5 60 VC3 1954.5 1790.0 106 REF1 -1954.5 1340.1 12 SEG34 -40 1931.5 61 VC3 1954.5 1390.0 110 COM1 -1954.5 1990.1	1	SEG16	-1346.0	-1931.5	48	COM16/SEG63	1954.5	-291.0	95	P13/TOUT_A	-1014.2	1931.5
4 SEG19 -1076.0 -1931.5 51 CG 1954.5 690 98 PIORUNLAP -1284.2 1931.5 5 SEG20 -986.0 -1931.5 52 CF 1954.5 1590.9 99 PO3RPCITAZ -1374.2 1931.5 7 SEG22 -806.0 -1931.5 54 CD 1954.5 3290.0 101 PO2REINO -1644.2 1931.5 7 SEG24 -626.0 -1931.5 57 CA 1954.5 6990.0 104 VS -1644.2 1931.5 131.5 10 SEG24 -466.0 -1931.5 60 VC:1 1954.5 6990.0 104 VS -1824.2 1931.5 131.0 12 SEG27 -536.0 1931.5 60 VC:1 1954.5 6990.0 104 VS 1931.5 131.0 131.0 131.0 131.0 131.0 131.0 131.0 131.0 131.0 131.0 131.0 131.0	2	SEG17	-1256.0	-1931.5	49	Vss	1954.5	-111.0	96	P12/EVIN_A	-1104.2	1931.5
5 SEG20 -986.0 -1931.5 52 CF 1954.5 1950.0 99 P03/RPOUT/B2 -1374.2 1931.5 6 SEG21 -486.0 -1931.5 53 CC 1954.5 330.0 101 P02/SEN0 -1464.2 1931.5 8 SEG24 -626.0 -1931.5 55 CC 1954.5 519.0 103 P00/RFN0 -1734.2 1931.5 0 SEG24 -466.0 -1931.5 57 CA 1954.5 690.0 104 REN -1824.2 1931.5 11 SEG25 -356.0 -1931.5 50 VC:1 1954.5 690.0 106 REF1 -1954.5 124.0 12 SEG37 -356.0 -1931.5 60 VC:1 1954.5 1990.0 107 KEN1 -1954.5 124.0 13 SEG37 -366.0 1931.5 67 VC:1 1954.5 1990.0 108 Lisi 1991.5 124.0 </td <td>3</td> <td>SEG18</td> <td>-1166.0</td> <td>-1931.5</td> <td>50</td> <td>VD2</td> <td>1954.5</td> <td>-21.0</td> <td>97</td> <td>P11/RUN/LAP</td> <td>-1194.2</td> <td>1931.5</td>	3	SEG18	-1166.0	-1931.5	50	VD2	1954.5	-21.0	97	P11/RUN/LAP	-1194.2	1931.5
6 SEG21 -896.0 -1931.5 53 CE 1954.5 249.0 100 Vbb -1464.2 1931.5 7 SEG22 -900.0 -1931.5 54 CD 1954.5 339.0 101 PO2SEN0 -1554.2 1931.5 9 SEG24 -626.0 -1931.5 55 CC 1954.5 519.0 103 PO0RFIN0 -1734.2 1931.5 10 SEG25 -436.0 -1931.5 50 VCa 1954.5 699.0 105 RFNI -1954.5 1344.0 11 SEG26 -466.0 -1931.5 61 Vca 1954.5 789.0 106 REF1 -1954.5 1344.0 12 SEG3 -36.0 -1931.5 61 Vca 1954.5 1090.0 100 COM -1954.5 899.0 16 SEG3 -1931.5 64 OSC3 1954.5 1329.0 111 COM2 -1954.5 899.0 18	4	SEG19	-1076.0	-1931.5	51	CG	1954.5	69.0	98	P10/RUN/LAP	-1284.2	1931.5
7 SEG22 -8060 -1931.5 54 CD 1954.5 33.0 101 PO2SEN0 -1554.2 1931.5 8 SEG23 -716.0 -1931.5 55 CC 1954.5 429.0 102 PO1/REP100 -1644.2 1931.5 10 SEG24 -626.0 -1931.5 55 CA 1954.5 690.0 104 Vss -1824.2 1931.5 11 SEG24 -466.0 -1931.5 50 Vca 1954.5 690.0 104 Vss -1824.2 1931.5 12 SEG27 -356.0 -1931.5 60 Vca 1954.5 690.0 108 HUD -1954.5 1124.0 14 SEG30 -46.0 -1931.5 61 Vca 1954.5 1149.0 100 COM1 -1954.5 1980.0 15 SEG30 -46.0 -1931.5 62 Vc1 1954.5 1149.0 103 56.5 SCC4 1954.5 1149.0 <td>5</td> <td>SEG20</td> <td>-986.0</td> <td>-1931.5</td> <td>52</td> <td>CF</td> <td>1954.5</td> <td>159.0</td> <td>99</td> <td>P03/RFOUT/BZ</td> <td>-1374.2</td> <td>1931.5</td>	5	SEG20	-986.0	-1931.5	52	CF	1954.5	159.0	99	P03/RFOUT/BZ	-1374.2	1931.5
8 SEG23 -716.0 -1931.5 55 CC 1954.5 519.0 103 POU/REF0 -1644.2 1931.5 10 SEG24 -626.0 -1931.5 56 CB 1954.5 519.0 103 POU/REF00 -1734.2 1931.5 10 SEG25 -536.0 -1931.5 58 Vcc 1954.5 699.0 105 REF1 -1954.5 1394.0 12 SEG27 -356.0 -1931.5 60 Vc3 1954.5 879.0 107 SEN1 -1954.5 1934.0 1214.0 13 SEG30 -86.0 -1931.5 62 Vc1 1954.5 169.0 103 CM0 -1954.5 199.0 107 SEG32 94.0 -1931.5 64 OSC3 1954.5 1139.0 111 COM2 -1954.5 719.0 18 SEG33 184.0 -1931.5 65 OSC1 1954.5 159.0 115 COM3 -1954.5 739.0	6	SEG21	-896.0	-1931.5	53	CE	1954.5	249.0	100	Vdd	-1464.2	1931.5
9 SEG24 -626.0 -1931.5 56 CB 1954.5 519.0 103 P00/RFIN0 -1734.2 1931.5 10 SEG25 -536.0 -1931.5 57 CA 1954.5 609.0 104 Vss -1834.2 1931.5 11 SEG26 -366.0 -1931.5 59 Vc4 1954.5 699.0 108 RFIN1 -1954.5 1340.0 12 SEG28 -266.0 -1931.5 60 Vc3 1954.5 879.0 107 SEN1 -1954.5 1124.0 15 SEG30 -86.0 -1931.5 64 Vc5 1954.5 1129.0 110 COM1 -1954.5 899.0 16 SEG31 4.0 -1931.5 64 OxC3 1954.5 1230.0 111 COM1 -1954.5 599.0 17 SEG36 364.0 -1931.5 66 Vc1 1954.5 1290.0 113 COM6 -1954.5 599.0	7	SEG22	-806.0	-1931.5	54	CD	1954.5	339.0	101	P02/SEN0	-1554.2	1931.5
10 SEG25 -536.0 -1931.5 57 CA 1954.5 609.0 104 Vss -1824.2 1931.5 11 SEG26 -446.0 -1931.5 59 Vcs 1954.5 789.0 106 REF1 -1954.5 1344.0 12 SEG27 -356.0 -1931.5 60 Vc3 1954.5 879.0 108 HUD -1954.5 1214.0 13 SEG28 -266.0 -1931.5 61 Vc2 1954.5 1690.0 108 HUD -1954.5 1240.0 15 SEG31 4.0 1931.5 62 Vc1 1954.5 1230.0 111 COM0 -1954.5 899.0 16 SEG31 4.0 -1931.5 63 OxC1 1954.5 1230.0 112 COM1 -1954.5 539.0 17 SEG32 364.0 -1931.5 67 OxC1 1954.5 1390.0 116 COM1 -1954.5 539.0	8	SEG23	-716.0	-1931.5	55	CC	1954.5	429.0	102	P01/REF0	-1644.2	1931.5
11 SEG26 -446.0 -1931.5 58 Vcs 1954.5 699.0 105 RFN1 -1954.5 134.0 12 SEG27 -356.0 -1931.5 59 Vc4 1954.5 789.0 106 REF1 -1954.5 131.0 13 SEG28 -266.0 -1931.5 60 Vc3 1954.5 789.0 107 SEN1 -1954.5 1124.0 14 SEG29 -760.0 1931.5 61 Vc2 1954.5 1050.0 109 COM0 -1954.5 1930.0 16 SEG31 40.0 -1931.5 63 VbD 1954.5 1230.0 111 COM1 -1954.5 899.0 18 SEG33 184.0 -1931.5 67 OSC1 1954.5 1290.0 113 COM4 -1954.5 539.0 19 SEG36 364.0 -1931.5 67 OSC1 1954.5 1990.0 115 COM3 -1954.5 359.0	9	SEG24	-626.0	-1931.5	56	СВ	1954.5	519.0	103	P00/RFIN0	-1734.2	1931.5
12 SEG27 -356.0 -1931.5 59 Vc4 1954.5 789.0 106 REF1 -1954.5 1304.0 13 SEG28 -266.0 -1931.5 60 Vc3 1954.5 979.0 107 SEN1 -1954.5 1214.0 14 SEG29 -176.0 -1931.5 61 Vc2 1954.5 1960.0 108 HUD -1954.5 124.0 15 SEG30 -86.0 -1931.5 63 VbD 1954.5 1149.0 110 COM1 -1954.5 899.0 16 SEG31 140 -1931.5 66 OSC3 1954.5 1419.0 113 COM2 -1954.5 639.0 19 SEG34 274.0 -1931.5 66 OSC1 1954.5 1599.0 113 COM6 -1954.5 599.0 11 SEG36 454.0 -1931.5 67 OSC1 1954.5 1990.115 COM4 -1954.5 399.0 12	10	SEG25	-536.0	-1931.5	57	CA	1954.5	609.0	104	Vss	-1824.2	1931.5
13 SEG28 -2660 -1931.5 60 VC3 1954.5 879.0 107 SEN1 -1954.5 1214.0 14 SEG30 -176.0 -1931.5 61 VC2 1954.5 1090.0 108 HUD -1954.5 1340.0 15 SEG30 -40 -1931.5 64 OXC1 1954.5 1120.0 110 COM0 -1954.5 899.0 16 SEG31 44.0 -1931.5 65 OSC4 1954.5 1120.0 111 COM2 -1954.5 719.0 19 SEG34 274.0 -1931.5 67 OSC1 1954.5 1140.0 113 COM4 -1954.5 539.0 21 SEG36 454.0 -1931.5 67 OSC1 1954.5 1590.0 115 COM4 -1954.5 539.0 23 SEG38 634.0 -1931.5 70 TEST1 1235.8 1931.5 116 COM7 -1954.5 359.0	11	SEG26	-446.0	-1931.5	58	VC5	1954.5	699.0	105	RFIN1	-1954.5	1394.0
14 SEG29 -17.60 -1931.5 61 VC2 1954.5 1080 108 HUD -1954.5 1124.0 15 SEG30 -86.0 -1931.5 62 VC1 1954.5 1059.0 109 COM0 -1954.5 989.0 16 SEG31 4.0 -1931.5 63 VDD 1954.5 1149.0 110 COM1 -1954.5 899.0 18 SEG32 94.0 -1931.5 66 VSC 1954.5 1529.0 112 COM1 -1954.5 529.0 19 SEG34 274.0 -1931.5 66 VSC 1954.5 1599.0 115 COM5 -1954.5 539.0 21 SEG36 454.0 -1931.5 67 OSC1 1954.5 1599.0 115 COM6 -1954.5 539.0 22 SEG37 544.0 -1931.5 71 TEST1 1235.8 1931.5 116 COM1 -1954.5 179.0	12	SEG27	-356.0	-1931.5	59	VC4	1954.5	789.0	106	REF1	-1954.5	1304.0
15 SEG30 -860 -1931.5 62 VC1 1954.5 1059.0 109 COM0 -1954.5 989.0 16 SEG31 4.0 -1931.5 64 OSC3 1954.5 1149.0 110 COM1 -1954.5 889.0 17 SEG32 94.0 -1931.5 64 OSC4 1954.5 120.0 111 COM2 -1954.5 649.0 18 SEG33 184.0 -1931.5 66 Vss 1954.5 130.0 114 COM2 -1954.5 639.0 20 SEG35 364.0 -1931.5 68 OSC1 1954.5 1509.0 115 COM4 -1954.5 449.0 21 SEG36 634.0 -1931.5 70 TEST1 1235.8 1931.5 116 COM7 -1954.5 359.0 23 SEG38 634.0 -1931.5 71 TEST2 1145.8 1931.5 118 COM7 -1954.5 490.0 24 SEG41 904.0 -1931.5 74 DXDD 8758.1 131.5 120 COM10 </td <td>13</td> <td>SEG28</td> <td>-266.0</td> <td>-1931.5</td> <td>60</td> <td>VC3</td> <td>1954.5</td> <td>879.0</td> <td>107</td> <td>SEN1</td> <td>-1954.5</td> <td>1214.0</td>	13	SEG28	-266.0	-1931.5	60	VC3	1954.5	879.0	107	SEN1	-1954.5	1214.0
16 SEG31 4.0 -1931.5 63 VDD 1954.5 1149.0 110 COM1 -1954.5 899.0 17 SEG32 94.0 -1931.5 64 OSC3 1954.5 123.0 111 COM2 -1954.5 899.0 18 SEG34 274.0 -1931.5 66 VSa 1954.5 1419.0 112 COM3 -1954.5 530.0 19 SEG34 264.0 -1931.5 67 OSC1 1954.5 1509.0 114 COM5 -1954.5 530.0 21 SEG36 454.0 -1931.5 67 VD1 1325.8 1931.5 116 COM5 -1954.5 359.0 23 SEG37 544.0 -1931.5 70 TEST1 125.8 1931.5 117 COM6 -1954.5 359.0 24 SEG40 814.0 -1931.5 72 TEST3 1055.8 1931.5 120 COM10 -1954.5 59.0	14	SEG29	-176.0	-1931.5	61	VC2	1954.5	969.0	108	HUD	-1954.5	1124.0
17 SEG32 94.0 -1931.5 64 OSC3 1954.5 1239.0 111 COM2 -1954.5 809.0 18 SEG33 184.0 -1931.5 65 OSC4 1954.5 1329.0 112 COM3 -1954.5 679.0 19 SEG35 364.0 -1931.5 67 OSC1 1954.5 1599.0 114 COM4 -1954.5 549.0 21 SEG36 454.0 -1931.5 68 OSC2 1954.5 1599.0 115 COM6 -1954.5 440.0 22 SEG37 544.0 -1931.5 70 TEST1 1235.8 1931.5 118 COM6 -1954.5 269.0 23 SEG40 814.0 -1931.5 71 TEST2 1145.8 1931.5 118 COM10 -1954.5 170.0 24 SEG40 804.0 -1931.5 73 DMOD 965.8 1931.5 120 COM11 -1954.5 -10.0 25 SEG41 904.0 -1931.5 75 DTXD 785.8 19	15	SEG30	-86.0	-1931.5	62	VC1	1954.5	1059.0	109	COM0	-1954.5	989.0
18 SEG33 184.0 -1931.5 65 OSC4 1954.5 1329.0 112 COM3 -1954.5 719.0 19 SEG34 274.0 -1931.5 66 Vss 1954.5 1419.0 113 COM4 -1954.5 562.0 20 SEG36 454.0 -1931.5 67 OSC1 1954.5 1590.0 114 COM6 -1954.5 539.0 21 SEG36 454.0 -1931.5 68 OSC2 1954.5 1599.0 115 COM6 -1954.5 359.0 22 SEG37 544.0 -1931.5 70 TEST1 1235.8 1931.5 116 COM7 -1954.5 269.0 23 SEG40 814.0 -1931.5 71 TEST2 1145.8 1931.5 118 COM10 -1954.5 269.0 26 SEG41 904.0 -1931.5 72 TEST3 1055.8 1931.5 120 COM11 -1954.5 -161.0	16	SEG31	4.0	-1931.5	63	VDD	1954.5	1149.0	110	COM1	-1954.5	899.0
19 SEG34 274.0 1931.5 66 Vss 1954.5 1419.0 113 COM4 -1954.5 629.0 20 SEG35 364.0 -1931.5 67 OSC1 1954.5 1509.0 114 COM5 -1954.5 539.0 21 SEG36 454.0 -1931.5 69 Vp1 1325.8 1931.5 116 COM6 -1954.5 359.0 23 SEG38 634.0 -1931.5 70 TEST1 1235.8 1931.5 117 COM6 -1954.5 269.0 24 SEG39 72.0 1931.5 71 TEST3 1055.8 1931.5 119 COM10 -1954.5 48.0 25 SEG40 814.0 -1931.5 73 DMOD 965.8 1931.5 120 COM11 -1954.5 491.0 26 SEG41 1940. -1931.5 74 DRXD 875.8 1931.5 120 COM11 -1954.5 -10.0	17	SEG32	94.0	-1931.5	64	OSC3	1954.5	1239.0	111	COM2	-1954.5	809.0
20 SEG35 364.0 -1931.5 67 OSC1 1954.5 1509.0 114 COM5 -1954.5 539.0 21 SEG36 454.0 -1931.5 68 OSC2 1954.5 1599.0 115 COM6 -1954.5 449.0 22 SEG37 544.0 -1931.5 69 VD1 1325.8 1931.5 116 COM7 -1954.5 359.0 23 SEG38 634.0 -1931.5 70 TEST1 1235.8 1931.5 117 COM8 -1954.5 269.0 24 SEG40 814.0 -1931.5 72 TEST3 1055.8 1931.5 118 COM10 -1954.5 71.0 25 SEG40 904.0 -1931.5 74 DRXD 875.8 1931.5 121 COM11 -1954.5 -1.0 28 SEG43 1084.0 -1931.5 75 DTXD 785.8 1931.5 122 COM13 -1954.5 -561.0 <	18	SEG33	184.0	-1931.5	65	OSC4	1954.5	1329.0	112	COM3	-1954.5	719.0
21 SEG36 454.0 -1931.5 68 OSC2 1954.5 1599.0 115 COM6 -1954.5 449.0 22 SEG37 544.0 -1931.5 69 VD1 1325.8 1931.5 116 COM7 -1954.5 359.0 23 SEG38 634.0 -1931.5 70 TEST1 1235.8 1931.5 117 COM8 -1954.5 269.0 24 SEG39 724.0 -1931.5 71 TEST2 1145.8 1931.5 118 COM10 -1954.5 179.0 25 SEG40 814.0 -1931.5 72 TEST3 1055.8 1931.5 120 COM11 -1954.5 891.0 26 SEG41 1084.0 -1931.5 75 DTXD 785.8 1931.5 121 COM12 -1954.5 -181.0 29 SEG43 1034.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -561.0 <	19	SEG34	274.0	-1931.5	66	Vss	1954.5	1419.0	113	COM4	-1954.5	629.0
22 SEG37 544.0 -1931.5 69 VD1 1325.8 1931.5 116 COM7 -1954.5 359.0 23 SEG38 634.0 -1931.5 70 TEST1 1235.8 1931.5 117 COM8 -1954.5 269.0 24 SEG39 724.0 -1931.5 71 TEST2 1145.8 1931.5 118 COM9 -1954.5 179.0 25 SEG40 814.0 -1931.5 73 DMOD 965.8 1931.5 120 COM11 -1954.5 89.0 26 SEG41 904.0 -1931.5 73 DMOD 965.8 1931.5 121 COM11 -1954.5 -1.0 28 SEG43 1084.0 -1931.5 74 DRXD 785.8 1931.5 122 COM14 -1954.5 -161.0 29 SEG44 1174.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -561.0	20	SEG35	364.0	-1931.5	67	OSC1	1954.5	1509.0	114	COM5	-1954.5	539.0
23 SEG38 634.0 -1931.5 70 TEST1 1235.8 1931.5 117 COM8 -1954.5 269.0 24 SEG39 724.0 -1931.5 71 TEST2 1145.8 1931.5 118 COM9 -1954.5 179.0 25 SEG40 814.0 -1931.5 72 TEST3 1055.8 1931.5 119 COM10 -1954.5 89.0 26 SEG41 904.0 -1931.5 73 DMOD 965.8 1931.5 120 COM11 -1954.5 -1.0 28 SEG42 994.0 -1931.5 74 DRXD 785.8 1931.5 121 COM12 -1954.5 -1.0 29 SEG43 1084.0 -1931.5 77 TEST 605.8 1931.5 124 COM14 -1954.5 -561.0 30 SEG47 1444.0 -1931.5 78 RESET 515.8 1931.5 124 COM15 -1954.5 -566.0	21	SEG36	454.0	-1931.5	68	OSC2	1954.5	1599.0	115	COM6	-1954.5	449.0
24 SEG39 724.0 -1931.5 71 TEST2 1145.8 1931.5 118 COM9 -1954.5 179.0 25 SEG40 814.0 -1931.5 72 TEST3 1055.8 1931.5 119 COM10 -1954.5 89.0 26 SEG41 904.0 -1931.5 73 DMOD 965.8 1931.5 120 COM11 -1954.5 -1.0 27 SEG42 994.0 -1931.5 74 DRXD 875.8 1931.5 121 COM12 -1954.5 -91.0 28 SEG43 1084.0 -1931.5 75 DTXD 785.8 1931.5 122 COM14 -1954.5 -181.0 29 SEG44 1174.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -361.0 31 SEG47 1444.0 -1931.5 79 RESET 515.8 1931.5 125 SEG1 -1954.5 -560.0	22	SEG37	544.0	-1931.5	69	VD1	1325.8	1931.5	116	COM7	-1954.5	359.0
25 SEG40 814.0 -1931.5 72 TEST3 1055.8 1931.5 119 COM10 -1954.5 89.0 26 SEG41 904.0 -1931.5 73 DMOD 965.8 1931.5 120 COM11 -1954.5 -1.0 27 SEG42 994.0 -1931.5 74 DRXD 875.8 1931.5 121 COM12 -1954.5 -101.0 28 SEG43 1084.0 -1931.5 75 DTXD 785.8 1931.5 122 COM13 -1954.5 -181.0 29 SEG44 1174.0 -1931.5 76 DCLK 695.8 1931.5 123 COM14 -1954.5 -561.0 30 SEG45 1264.0 -1931.5 78 RESET 515.8 1931.5 124 COM15 -1954.5 -566.0 31 SEG47 1444.0 -1931.5 79 P53 425.8 1931.5 128 SEG1 -1954.5 -566.0 <	23	SEG38	634.0	-1931.5	70	TEST1	1235.8	1931.5	117	COM8	-1954.5	269.0
26 SEG41 904.0 -1931.5 73 DMOD 965.8 1931.5 120 COM11 -1954.5 -1.0 27 SEG42 994.0 -1931.5 74 DRXD 875.8 1931.5 121 COM12 -1954.5 -91.0 28 SEG43 1084.0 -1931.5 75 DTXD 785.8 1931.5 122 COM13 -1954.5 -181.0 29 SEG44 1174.0 -1931.5 76 DCLK 695.8 1931.5 123 COM14 -1954.5 -271.0 30 SEG45 1264.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -361.0 31 SEG47 1444.0 -1931.5 79 P53 425.8 1931.5 126 SEG1 -1954.5 -566.0 32 COM30/SEG49 1954.5 -166.0 81 P51 245.8 1931.5 127 SEG2 -1954.5 -666.0 <td>24</td> <td>SEG39</td> <td>724.0</td> <td>-1931.5</td> <td>71</td> <td>TEST2</td> <td>1145.8</td> <td>1931.5</td> <td>118</td> <td>COM9</td> <td>-1954.5</td> <td>179.0</td>	24	SEG39	724.0	-1931.5	71	TEST2	1145.8	1931.5	118	COM9	-1954.5	179.0
27 SEG42 994.0 -1931.5 74 DRXD 875.8 1931.5 121 COM12 -1954.5 -91.0 28 SEG43 1084.0 -1931.5 75 DTXD 785.8 1931.5 122 COM13 -1954.5 -181.0 29 SEG44 1174.0 -1931.5 76 DCLK 695.8 1931.5 123 COM14 -1954.5 -271.0 30 SEG45 1264.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -361.0 31 SEG46 1354.0 -1931.5 79 P53 425.8 1931.5 126 SEG1 -1954.5 -566.0 32 SEG47 1444.0 -1931.5 79 P53 425.8 1931.5 126 SEG2 -1954.5 -566.0 33 COM3/SEG49 1954.5 -165.0 80 P52 335.8 1931.5 128 SEG3 -1954.5 -746.0 34 COM30/SEG49 1954.5 -1656.0 81 P51 245.8 <td>25</td> <td>SEG40</td> <td>814.0</td> <td>-1931.5</td> <td>72</td> <td>TEST3</td> <td>1055.8</td> <td>1931.5</td> <td>119</td> <td>COM10</td> <td>-1954.5</td> <td>89.0</td>	25	SEG40	814.0	-1931.5	72	TEST3	1055.8	1931.5	119	COM10	-1954.5	89.0
28 SEG43 1084.0 -1931.5 75 DTXD 785.8 1931.5 122 COM13 -1954.5 -181.0 29 SEG44 1174.0 -1931.5 76 DCLK 695.8 1931.5 123 COM14 -1954.5 -271.0 30 SEG45 1264.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -361.0 31 SEG46 1354.0 -1931.5 79 PS3 425.8 1931.5 125 SEG0 -1954.5 -476.0 32 SEG47 1444.0 -1931.5 79 PS3 425.8 1931.5 126 SEG1 -1954.5 -656.0 33 COM30/SEG48 1954.5 -1656.0 80 PS2 335.8 1931.5 128 SEG3 -1954.5 -746.0 34 COM30/SEG49 1954.5 -1476.0 82 P50 155.8 1931.5 128 SEG3 -1954.5 -1016.0 <td>26</td> <td>SEG41</td> <td>904.0</td> <td>-1931.5</td> <td>73</td> <td>DMOD</td> <td>965.8</td> <td>1931.5</td> <td>120</td> <td>COM11</td> <td>-1954.5</td> <td>-1.0</td>	26	SEG41	904.0	-1931.5	73	DMOD	965.8	1931.5	120	COM11	-1954.5	-1.0
29 SEG44 1174.0 -1931.5 76 DCLK 695.8 1931.5 123 COM14 -1954.5 -271.0 30 SEG45 1264.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -361.0 31 SEG46 1354.0 -1931.5 78 RESET 515.8 1931.5 125 SEG0 -1954.5 -476.0 32 SEG47 1444.0 -1931.5 79 P53 425.8 1931.5 126 SEG1 -1954.5 -566.0 33 COM30/SEG48 1954.5 -1666.0 81 P51 245.8 1931.5 128 SEG3 -1954.5 -566.0 34 COM30/SEG50 1954.5 -1566.0 81 P51 245.8 1931.5 128 SEG3 -1954.5 -746.0 35 COM29/SEG50 1954.5 -1476.0 82 P50 155.8 1931.5 130 SEG4 -1954.5 -926.	27	SEG42	994.0	-1931.5	74	DRXD	875.8	1931.5	121	COM12	-1954.5	-91.0
30 SEG45 1264.0 -1931.5 77 TEST 605.8 1931.5 124 COM15 -1954.5 -361.0 31 SEG46 1354.0 -1931.5 78 RESET 515.8 1931.5 125 SEG0 -1954.5 -476.0 32 SEG47 1444.0 -1931.5 79 P53 425.8 1931.5 126 SEG1 -1954.5 -566.0 33 COM31/SEG48 1954.5 -1656.0 80 P52 335.8 1931.5 128 SEG3 -1954.5 -656.0 34 COM30/SEG49 1954.5 -1656.0 81 P51 245.8 1931.5 128 SEG3 -1954.5 -746.0 35 COM29/SEG50 1954.5 -1476.0 82 P50 155.8 1931.5 130 SEG4 -1954.5 -836.0 36 COM28/SEG51 1954.5 -126.0 84 P42/EVIN_D -242.2 1931.5 131 SEG6 -1954.5	28	SEG43	1084.0	-1931.5	75	DTXD	785.8	1931.5	122	COM13	-1954.5	-181.0
31 SEG46 1354.0 -1931.5 78 RESET 515.8 1931.5 125 SEG0 -1954.5 -476.0 32 SEG47 1444.0 -1931.5 79 P53 425.8 1931.5 126 SEG1 -1954.5 -566.0 33 COM31/SEG48 1954.5 -1656.0 80 P52 335.8 1931.5 127 SEG2 -1954.5 -656.0 34 COM30/SEG49 1954.5 -1656.0 81 P51 245.8 1931.5 128 SEG3 -1954.5 -746.0 35 COM29/SEG50 1954.5 -1476.0 82 P50 155.8 1931.5 129 SEG4 -1954.5 -836.0 36 COM28/SEG51 1954.5 -1476.0 82 P50 155.8 1931.5 130 SEG4 -1954.5 -836.0 36 COM28/SEG51 1954.5 -1360.0 83 P43/EVIN_D 65.8 1931.5 130 SEG4 -1954.5 -106.0 37 COM26/SEG53 1954.5 -1206.0 85	29	SEG44	1174.0	-1931.5	76	DCLK	695.8	1931.5	123	COM14	-1954.5	-271.0
32 SEG47 1444.0 -1931.5 79 P53 425.8 1931.5 126 SEG1 -1954.5 -566.0 33 COM31/SEG48 1954.5 -1656.0 80 P52 335.8 1931.5 127 SEG2 -1954.5 -656.0 34 COM30/SEG49 1954.5 -1566.0 81 P51 245.8 1931.5 128 SEG3 -1954.5 -746.0 35 COM29/SEG50 1954.5 -1476.0 82 P50 155.8 1931.5 129 SEG4 -1954.5 -836.0 36 COM28/SEG51 1954.5 -1386.0 83 P43/EVIN_D 65.8 1931.5 130 SEG6 -1954.5 -926.0 37 COM27/SEG52 1954.5 -1206.0 84 P42/EVIN_C -24.2 1931.5 131 SEG6 -1954.5 -1016.0 38 COM26/SEG53 1954.5 -1106.0 85 P41/EVIN_B -114.2 1931.5 133 SEG8 -1954.5 -106.0 39 COM26/SEG54 1954.5 -1016.0 <t< td=""><td>30</td><td>SEG45</td><td>1264.0</td><td>-1931.5</td><td>77</td><td>TEST</td><td>605.8</td><td>1931.5</td><td>124</td><td>COM15</td><td>-1954.5</td><td>-361.0</td></t<>	30	SEG45	1264.0	-1931.5	77	TEST	605.8	1931.5	124	COM15	-1954.5	-361.0
33 COM31/SEG48 1954.5 -1656.0 80 P52 335.8 1931.5 127 SEG2 -1954.5 -656.0 34 COM30/SEG49 1954.5 -1566.0 81 P51 245.8 1931.5 128 SEG3 -1954.5 -746.0 35 COM29/SEG50 1954.5 -1476.0 82 P50 155.8 1931.5 129 SEG4 -1954.5 -836.0 36 COM28/SEG51 1954.5 -1386.0 83 P43/EVIN_D 65.8 1931.5 130 SEG5 -1954.5 -926.0 37 COM27/SEG52 1954.5 -1296.0 84 P42/EVIN_C -242.2 1931.5 131 SEG6 -1954.5 -106.0 38 COM26/SEG53 1954.5 -1206.0 85 P41/EVIN_B -114.2 1931.5 133 SEG7 -1954.5 -106.0 39 COM26/SEG54 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 133 SEG9 -1954.5 -1106.0 40 COM23/SEG56 1954.5 -1026.	31	SEG46	1354.0	-1931.5	78	RESET	515.8	1931.5	125	SEG0	-1954.5	-476.0
34 COM30/SEG49 1954.5 -1566.0 81 P51 245.8 1931.5 128 SEG3 -1954.5 -746.0 35 COM29/SEG50 1954.5 -1476.0 82 P50 155.8 1931.5 129 SEG4 -1954.5 -836.0 36 COM28/SEG51 1954.5 -1386.0 83 P43/EVIN_D 65.8 1931.5 130 SEG5 -1954.5 -926.0 37 COM27/SEG52 1954.5 -1296.0 84 P42/EVIN_C -242.2 1931.5 131 SEG6 -1954.5 -1016.0 38 COM26/SEG53 1954.5 -1206.0 85 P41/EVIN_B -114.2 1931.5 132 SEG7 -1954.5 -106.0 39 COM25/SEG54 1954.5 -116.0 86 P40 -204.2 1931.5 133 SEG8 -1954.5 -1196.0 40 COM23/SEG56 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 133 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921	32	SEG47	1444.0	-1931.5	79	P53	425.8	1931.5	126	SEG1	-1954.5	-566.0
35 COM29/SEG50 1954.5 -1476.0 82 P50 155.8 1931.5 129 SEG4 -1954.5 -836.0 36 COM28/SEG51 1954.5 -1386.0 83 P43/EVIN_D 65.8 1931.5 130 SEG5 -1954.5 -926.0 37 COM27/SEG52 1954.5 -1296.0 84 P42/EVIN_C -24.2 1931.5 131 SEG6 -1954.5 -1016.0 38 COM26/SEG53 1954.5 -1206.0 85 P41/EVIN_B -114.2 1931.5 132 SEG7 -1954.5 -1016.0 39 COM25/SEG54 1954.5 -1160.0 86 P40 -204.2 1931.5 133 SEG8 -1954.5 -1106.0 40 COM25/SEG54 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1366.0 42 COM22/SEG57 1954.5	33	COM31/SEG48	1954.5	-1656.0	80	P52	335.8	1931.5	127	SEG2	-1954.5	-656.0
36 COM28/SEG51 1954.5 -1386.0 83 P43/EVIN_D 65.8 1931.5 130 SEG5 -1954.5 -926.0 37 COM27/SEG52 1954.5 -1296.0 84 P42/EVIN_C -24.2 1931.5 131 SEG6 -1954.5 -1016.0 38 COM26/SEG53 1954.5 -1206.0 85 P41/EVIN_B -114.2 1931.5 132 SEG7 -1954.5 -1106.0 39 COM25/SEG54 1954.5 -116.0 86 P40 -204.2 1931.5 133 SEG8 -1954.5 -1106.0 40 COM25/SEG54 1954.5 -116.0 86 P40 -204.2 1931.5 133 SEG8 -1954.5 -1106.0 40 COM24/SEG55 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1360.0 42 COM22/SEG57 1954.5	34	COM30/SEG49	1954.5	-1566.0	81	P51	245.8	1931.5	128	SEG3	-1954.5	-746.0
37 COM27/SEG52 1954.5 -1296.0 84 P42/EVIN_C -24.2 1931.5 131 SEG6 -1954.5 -1016.0 38 COM26/SEG53 1954.5 -1206.0 85 P41/EVIN_B -114.2 1931.5 132 SEG7 -1954.5 -1106.0 39 COM25/SEG54 1954.5 -1116.0 86 P40 -204.2 1931.5 133 SEG8 -1954.5 -1106.0 40 COM24/SEG55 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1196.0 40 COM24/SEG55 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -136.0 42 COM22/SEG57 1954.5 -831.0 89 P31/TOUT_B -474.2 1931.5 136 SEG11 -1954.5 -1466.0 43 COM21/SEG58 1954.	35	COM29/SEG50	1954.5	-1476.0	82	P50	155.8	1931.5	129	SEG4	-1954.5	-836.0
38 COM26/SEG53 1954.5 -1206.0 85 P41/EVIN_B -114.2 1931.5 132 SEG7 -1954.5 -1106.0 39 COM25/SEG54 1954.5 -1116.0 86 P40 -204.2 1931.5 133 SEG8 -1954.5 -1196.0 40 COM25/SEG54 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1266.0 42 COM22/SEG57 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 136 SEG10 -1954.5 -1376.0 42 COM22/SEG57 1954.5 -831.0 89 P31/TOUT_B -474.2 1931.5 136 SEG11 -1954.5 -1466.0 43 COM21/SEG58 1954.5 -741.0 90 P30 -564.2 1931.5 137 SEG12 -1954.5 -156.0 44 COM20/SEG59 1954.5	36	COM28/SEG51	1954.5	-1386.0	83	P43/EVIN_D	65.8	1931.5	130	SEG5	-1954.5	-926.0
38 COM26/SEG53 1954.5 -1206.0 85 P41/EVIN_B -114.2 1931.5 132 SEG7 -1954.5 -1106.0 39 COM25/SEG54 1954.5 -1116.0 86 P40 -204.2 1931.5 133 SEG8 -1954.5 -1196.0 40 COM25/SEG54 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1286.0 42 COM22/SEG57 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1286.0 42 COM22/SEG57 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1376.0 43 COM21/SEG58 1954.5 -741.0 90 P30 -564.2 1931.5 137 SEG12 -1954.5 -156.0 44 COM20/SEG59 1954.5	37		1954.5	-1296.0	84					SEG6	-1954.5	-1016.0
40 COM24/SEG55 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1376.0 42 COM22/SEG57 1954.5 -831.0 89 P31/TOUT_B -474.2 1931.5 136 SEG11 -1954.5 -1466.0 43 COM21/SEG58 1954.5 -741.0 90 P30 -564.2 1931.5 137 SEG12 -1954.5 -1556.0 44 COM20/SEG59 1954.5 -651.0 91 P23/SRDY/SS/FOUT -654.2 1931.5 138 SEG13 -1954.5 -1646.0 45 COM19/SEG60 1954.5 -561.0 92 P22/SIN -744.2 1931.5 139 SEG14 -1954.5 -1736.0 46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	38	COM26/SEG53	1954.5	-1206.0	85		-114.2		132	SEG7	-1954.5	-1106.0
40 COM24/SEG55 1954.5 -1026.0 87 P33/TOUT_D -294.2 1931.5 134 SEG9 -1954.5 -1286.0 41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1376.0 42 COM22/SEG57 1954.5 -831.0 89 P31/TOUT_B -474.2 1931.5 136 SEG11 -1954.5 -1466.0 43 COM21/SEG58 1954.5 -741.0 90 P30 -564.2 1931.5 137 SEG12 -1954.5 -1556.0 44 COM20/SEG59 1954.5 -651.0 91 P23/SRDY/SS/FOUT -654.2 1931.5 138 SEG13 -1954.5 -1646.0 45 COM19/SEG60 1954.5 -561.0 92 P22/SIN -744.2 1931.5 139 SEG14 -1954.5 -1736.0 46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	39	COM25/SEG54	1954.5	-1116.0	86	P40	-204.2	1931.5	133	SEG8	-1954.5	-1196.0
41 COM23/SEG56 1954.5 -921.0 88 P32/TOUT_C -384.2 1931.5 135 SEG10 -1954.5 -1376.0 42 COM22/SEG57 1954.5 -831.0 89 P31/TOUT_B -474.2 1931.5 136 SEG11 -1954.5 -1466.0 43 COM21/SEG58 1954.5 -741.0 90 P30 -564.2 1931.5 137 SEG12 -1954.5 -1566.0 44 COM20/SEG59 1954.5 -651.0 91 P23/SRDY/SS/FOUT -654.2 1931.5 138 SEG13 -1954.5 -1646.0 45 COM19/SEG60 1954.5 -561.0 92 P22/SIN -744.2 1931.5 139 SEG14 -1954.5 -1736.0 46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	40	COM24/SEG55			87	P33/TOUT_D	-294.2	1931.5	134		-1954.5	-1286.0
42 COM22/SEG57 1954.5 -831.0 89 P31/TOUT_B -474.2 1931.5 136 SEG11 -1954.5 -1466.0 43 COM21/SEG58 1954.5 -741.0 90 P30 -564.2 1931.5 137 SEG12 -1954.5 -1556.0 44 COM20/SEG59 1954.5 -651.0 91 P23/SRDY/SS/FOUT -654.2 1931.5 138 SEG13 -1954.5 -1646.0 45 COM19/SEG60 1954.5 -561.0 92 P22/SIN -744.2 1931.5 139 SEG14 -1954.5 -1736.0 46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	41	COM23/SEG56			88		-384.2		135		-1954.5	-1376.0
43 COM21/SEG58 1954.5 -741.0 90 P30 -564.2 1931.5 137 SEG12 -1954.5 -1556.0 44 COM20/SEG59 1954.5 -651.0 91 P23/SRDY/SS/FOUT -654.2 1931.5 138 SEG13 -1954.5 -1646.0 45 COM19/SEG60 1954.5 -561.0 92 P22/SIN -744.2 1931.5 139 SEG14 -1954.5 -1736.0 46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	42	COM22/SEG57	1954.5	-831.0	89	P31/TOUT_B	-474.2	1931.5	136		-1954.5	-1466.0
44 COM20/SEG59 1954.5 -651.0 91 P23/SRDY/\$\overline{S}FOUT -654.2 1931.5 138 SEG13 -1954.5 -1646.0 45 COM19/SEG60 1954.5 -561.0 92 P22/SIN -744.2 1931.5 139 SEG14 -1954.5 -1736.0 46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	43	COM21/SEG58	1954.5		90	P30	-564.2	1931.5	137		-1954.5	-1556.0
45 COM19/SEG60 1954.5 -561.0 92 P22/SIN -744.2 1931.5 139 SEG14 -1954.5 -1736.0 46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	44		1954.5		91	P23/SRDY/SS/FOUT	-654.2		138	SEG13	-1954.5	-1646.0
46 COM18/SEG61 1954.5 -471.0 93 P21/SOUT -834.2 1931.5 140 SEG15 -1954.5 -1826.0	45	COM19/SEG60			92							-1736.0
												-1826.0
		COM17/SEG62	1954.5	-381.0	94	P20/SCLK	-924.2	1931.5	_	_	-	

APPENDIX A PERIPHERAL CIRCUIT BOARDS FOR S1C6F632

This section describes how to use the Peripheral Circuit Boards for the S1C6F632 (S5U1C63000P6 and S5U1C6F632P2), which provide emulation functions when mounted on the debugging tool for the S1C63 Family of 4-bit single-chip microcomputers, the ICE (S5U1C63000H2/S5U1C63000H6).


This description of the S1C63 Family Peripheral Circuit Board (S5U1C63000P6) provided in this document assumes that circuit data for the S1C6F632 has already been downloaded to the board. For information on downloading various circuit data, please see Section A.3. Please refer to the manual provided with your ICE for detailed information on its functions and method of use.

Note: The S5U1C63000P1 cannot be used for developing the S1C6F632 applications.

A.1 Names and Functions of Each Part

A.1.1 S5U1C63000P6

The S5U1C63000P6 board provides peripheral circuit functions of S1C63 Family microcomputers other than the core CPU. The following explains the names and functions of each part of the S5U1C63000P6 board.



(1) VLCD

Unused

(2) VSVD

This control allows you to vary the power supply voltage artificially in order to verify the operation of the power supply voltage detect function (SVD).

(3) Register monitor LEDs

These LEDs correspond one-to-one to the registers and motor driver outputs listed below. The LED lights when the data is logic "1" and goes out when the data is logic "0". OSCC, CLKCHG, DBON, VCSEL, VCHLMOD, VDHLMOD, SVDON, SVDS0–SVDS3

(4) Register monitor pins

These pins correspond one-to-one to the registers and motor driver outputs listed below. The pin outputs a high for logic "1" and a low for logic "0".


Monitor			LED	
Pin No.	Name	LED No.	Name	
1	DONE *1	1	DONE *1	$\begin{array}{c c} 1 & 2 & 3 \\ \hline 2 & 7 & 3 \end{array}$
2	OSCC	2	OSCC	$\frac{2}{3}$ $\begin{pmatrix} 4 \\ 5 \end{pmatrix}$
3	CLKCHG	3	CLKCHG	
4	FF02H•D3 bit *2	4	FF02H•D3 bit *2	$\frac{4}{5}$ $\begin{pmatrix} 6 \\ 7 \end{pmatrix}$
5	VCSEL	5	VCSEL	$\begin{array}{c c} 6 \\ \hline 7 \\ \end{array} \\ \end{array} \\ \begin{array}{c} 0 \\ \hline 9 \\ \end{array} \\ \begin{array}{c} 0 \\ \hline 1 \\ 1 \\$
6	FF02H•D1 bit *2	6	FF02H•D1 bit *2	
7	DBON	7	DBON	
8	VCHLMOD	8	VCHLMOD	10 (12)
9	VDHLMOD	9	VDHLMOD	
10	SVDON	10	SVDON	12 (14) (15)
11	SVDS0	11	SVDS0	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
12	SVDS1	12	SVDS1	
13	SVDS2	13	SVDS2	16
14	SVDS3	14	SVDS3	
15	-	15	-	
16	-	16	-	Monitor pin

*1 DONE: The monitor pin outputs a high while the LED lights when initialization of this board completes without problems.

*2 These bits are allocated for general-purpose registers in the S1C6F632.


(5) CR oscillation frequency adjusting control

This control allows you to adjust the OSC3 oscillation frequency. This function is effective when ceramic oscillation is selected for the OSC3 oscillation circuit by mask option as well as when CR oscillation is selected. The oscillation frequency can be adjusted in the range of approx. 100 kHz to 8 MHz. Note that the actual IC does not operate with all of these frequencies; refer to Chapter 8, "Electrical Characteristics", to select the appropriate operating frequency.



(6) CR oscillation frequency monitor pins

These pins allow you to monitor the clock waveform from the CR oscillation circuit with an oscilloscope. Note that these pins always output a signal waveform whether or not the oscillation circuit is operating.



(7) RESET switch

This switch initializes the internal circuits of this board and feeds a reset signal to the ICE.

(8) External part connecting socket

Unused

(9) CLK and PRG switch

If power to the ICE is shut down before circuit data downloading is complete, the circuit configuration in this board will remain incomplete, and the debugger may not be able to start when you power on the ICE once again. In this case, temporarily power off the ICE and set CLK to the 32K position and the PRG switch to the Prog position, then switch on power for the ICE once again. This should allow the debugger to start up, allowing you to download circuit data. After downloading the circuit data, temporarily power off the ICE and reset CLK and PRG to the LCLK and the Norm position, respectively. Then power on the ICE once again.

(10) IOSEL2

When downloading circuit data, set IOSEL2 to the "E" position. Otherwise, set to the "D" position.


(11) VC5

Unused

A.1.2 S5U1C6F632P2

The S5U1C6F632P2 board provides the R/f converter function that supports resistive sensors such as a thermistor and resistive humidity sensors and the LCD driver function.


The following explains the names and functions of each part of the S5U1C6F632P2 board.



(1) R/f converter monitor pins and external part connecting socket (Channel 0)

These monitor pins are used to check the operation of R/f converter channel 0. The socket is used to connect external resistors and a capacitor for R/f conversion.

Mount resistors and a capacitor on the platform attached with the S5U1C6F632P2 and then connect it to the onboard socket.




resistive sensor (e.g. thermistor)

(2) R/f converter monitor pins and external part connecting socket (Channel 1)

These monitor pins are used to check the operation of R/f converter channel 1. The socket is used to connect external resistors and a capacitor for R/f conversion.

Mount resistors and a capacitor on the platform attached with the S5U1C6F632P2 and then connect it to the onboard socket.



The sensor connect position changes according to the sensor type to be used. Do not mount an AC bias sensor and a DC bias sensor at the same time as it causes a malfunction.

(3) CN3 (P0 I/O connector)

This is a user connector to input/output the P00 to P03 port signals. The P00 to P03 terminals of the actual IC are shared with the terminals for R/f converter channel 0. The S5U1C6F632P2 board provides this connector separated with the R/f converter socket and monitor pins shown in (1) above. Therefore, be sure to leave this connector open when R/f converter channel 0 is used.

(4) CN4 (LCD connector)

This is a user connector to output the COM and SEG signals of the LCD driver. There are two connectors provided: one is for 1/5 bias LCD driver and another is for 1/4 bias LCD driver. Be sure to use one of them according to the specification of the target system. Use of the both connectors at the same time may cause a malfunction.

A.2 Connecting to the Target System

This section explains how to connect the target system.

First insert the S5U1C63000P6 board into the second upper slot of the ICE and the S5U1C6F632P2 board into the top slot.

Download the circuit data to the S5U1C63000P6 board before installing the S5U1C6F632P2 board if the S5U1C63000P6 board does not include the correct circuit data. See Section A.3 for downloading circuit data.




Fig. A.2.1 Installing the peripheral circuit boards to the ICE

Installing the S5U1C63000P6/6F632P2 board

Set the jig included with the ICE into position as shown in Figure A.2.2. Using this jig as a lever, push it toward the inside of the board evenly on the left and right sides. After confirming that the board has been firmly fitted into the internal slot of the ICE, remove the jig.





Fig. A.2.2 Installing the board

Dismounting the S5U1C63000P6/6F632P2 board

Set the jig included with the ICE into position as shown in Figure A.2.3. Using this jig as a lever, push it toward the outside of the board evenly on the left and right sides. After confirming that the board has been dismounted from the backboard connector, pull the board out of the ICE.

> Fig. A.2.3 Dismounting the board



To connect the S5U1C63000P6 and S5U1C6F632P2 to the target system, use the I/O connecting cables supplied with these boards. Take care when handling the connectors, since they conduct electrical power (VDD = +3.3 V).




Fig. A.2.4 Connecting the S5U1C63000P6 and S5U1C6F632P2 to the target system

40-pin CN1-1 connector		40-pin CN1-2 connector	
No.	Pin name	No.	Pin name
1	VDD (= 3.3 V)	1	VDD (= 3.3 V)
2	VDD (= 3.3 V)	2	VDD (= 3.3 V)
3	Cannot be connected	3	Cannot be connected
4	Cannot be connected	4	Cannot be connected
5	Cannot be connected	5	Cannot be connected
6	Cannot be connected	6	Cannot be connected
7	Cannot be connected	7	Cannot be connected
8	Cannot be connected	8	Cannot be connected
9	Cannot be connected	9	Cannot be connected
10	Cannot be connected	10	Cannot be connected
11	Vss	11	Vss
12	Vss	12	Vss
13	P10	13	Cannot be connected
14	P11	14	Cannot be connected
15	P12	15	Cannot be connected
16	P13	16	Cannot be connected
17	P20	17	Cannot be connected
18	P21	18	Cannot be connected
19	P22	19	Cannot be connected
20	P23	20	Cannot be connected
21	VDD (= 3.3 V)	21	VDD (= 3.3 V)
22	VDD (= 3.3 V)	22	VDD (= 3.3 V)
23	P30	23	Cannot be connected
24	P31	24	Cannot be connected
25	P32	25	Cannot be connected
26	P33	26	Cannot be connected
27	P40	27	Cannot be connected
28	P41	28	Cannot be connected
29	P42	29	Cannot be connected
30	P43	30	Cannot be connected
31	Vss	31	Vss
32	Vss	32	Vss
33	P50	33	Cannot be connected
34	P51	34	Cannot be connected
35	P52	35	Cannot be connected
36	P53	36	Cannot be connected
37	Cannot be connected	37	Cannot be connected
38	Cannot be connected	38	RESET
39	Vss	39	Vss
40	Vss	40	Vss

Table A.2.1 S5U1C63000P6 I/O connector pin assignment

APPENDIX A PERIPHERAL CIRCUIT BOARDS FOR S1C6F632

10-pin CN3 connector	
No.	Pin name
1	VDD (= 3.3 V)
2	VDD (= 3.3 V)
3	P00
4	P01
5	P02
6	P03
7	Cannot be connected
8	Cannot be connected
9	Vss
10	Vss

Table A.2.2	S5U1C6F632P2 I/O connector pin assignment

	in CN4-1 connector		in CN4-2 connector
No.	Pin name	No.	Pin name
1	COM0	1	SEG24
2	COM1	2	SEG25
3	COM2	3	SEG26
4	COM3	4	SEG27
5	COM4	5	SEG28
6	COM5	6	SEG29
7	COM6	7	SEG30
8	COM7	8	SEG31
9	COM8	9	SEG32
10	COM9	10	SEG33
11	COM10	11	SEG34
12	COM11	12	SEG35
13	COM12	13	SEG36
14	COM13	14	SEG37
15	COM14	15	SEG38
16	COM15	16	SEG39
17	SEG0	17	SEG40
18	SEG1	18	SEG41
19	SEG2	19	SEG42
20	SEG3	20	SEG43
21	SEG4	21	SEG44
22	SEG5	22	SEG45
23	SEG6	23	SEG46
24	SEG7	24	SEG47
25	SEG8	25	COM31/SEG48
26	SEG9	26	COM30/SEG49
27	SEG10	27	COM29/SEG50
28	SEG11	28	COM28/SEG51
29	SEG12	29	COM27/SEG52
30	SEG13	30	COM26/SEG53
31	SEG14	31	COM25/SEG54
32	SEG15	32	COM24/SEG55
33	SEG16	33	COM23/SEG56
34	SEG17	34	COM22/SEG57
35	SEG18	35	COM21/SEG58
36	SEG19	36	COM20/SEG59
37	SEG20	37	COM19/SEG60
38	SEG21	38	COM18/SEG61
39	SEG22	39	COM17/SEG62
40	SEG23	40	COM16/SEG63

A.3 Downloading to S5U1C63000P6

Note: The S1C6F632 circuit data is available only for the S5U1C63000P6, and it cannot be downloaded to the previous S5U1C63000P1 board.

A.3.1 Downloading Circuit Data – when new ICE (S5U1C63000H2/S5U1C63000H6) is used

The S5U1C63000P6 board comes with the FPGA that contains factory inspection data, therefore the circuit data for the model to be used should be downloaded. The following explains the downloading procedure.

- 1) Remove the ICE (S5U1C63000H2/S5U1C63000H6) top cover and then set the DIP switch "IOSEL2" on the S5U1C63000P6 board to the "E" position.
- 2) Connect the ICE to the host PC. Then turn the host PC and ICE on.
- 3) Invoke the debugger included in the assembler package (ver. 5 or later for the S5U1C63000H2, ver. 9 or later for the S5U1C63000H6). For how to use the ICE and debugger, refer to the manuals supplied with the ICE and assembler package.
- 4) Download the circuit data file (.mot) corresponding to the model by entering the following commands in the command window.

>XFER	(erase all)
>XFWR <file name=""></file>	(download the specified file)*
>XFCP <file name=""></file>	(compare the specified file and downloaded data)

- * The downloading takes about 15 minutes in the S5U1C63000H2 or about 3 minutes in the S5U1C63000H6.
- 5) Terminate the debugger and then turn the ICE off.
- 6) Set the DIP switch "IOSEL2" on the S5U1C63000P6 board to the "D" position.
- 7) Turn the ICE on and invoke the debugger again. Debugging can be started here.

A.4 Usage Precautions

To ensure correct use of the peripheral circuit board, please observe the following precautions.

A.4.1 Operational precautions

- (1) Before inserting or removing cables, turn off power to all pieces of connected equipment.
- (2) Do not turn on power or load mask option data if all of the I/O ports (P10–P13) are held low. Doing so may activate the multiple key entry reset function.
- (3) Before debugging, always be sure to load mask option data.

A.4.2 Differences with the actual IC

(1) Differences in I/O

<Interface power supply>

S5U1C63000P6 and target system interface voltage is set to +3.3 V. To obtain the same interface voltage as in the actual IC, attach a level shifter circuit, etc. on the target system side to accommodate the required interface voltage.

<Each output port's drive capability>

The drive capability of each output port on S5U1C63000P6 is higher than that of the actual IC. When designing application system and software, refer to Chapter 8, "Electrical Characteristics", to confirm each output port's drive capability.

<Each port's protective diode>

All I/O ports incorporate a protective diode for VDD and VSS, and the interface signals between S5U1C63000P6 and the target system are set to +3.3 V. Therefore, S5U1C63000P6 and the target system cannot be interfaced with voltages exceeding VDD by setting the output ports for open-drain mode.

<Pull-down resistance value>

The pull-down resistance values on S5U1C63000P6 are set to 220 k Ω which differ from those for the actual IC. For the resistance values on the actual IC, refer to Chapter 8, "Electrical Characteristics". Note that when using pull-down resistors to pull the input pins low, the input pins may require a certain period to reach a valid low level. Exercise caution if a key matrix circuit is configured using a combination of output and input ports, since fall delay times on these input ports differ from those of the actual IC.

<Schmitt input>

The I/O ports of the actual IC allow use of Schmitt input interface. The S5U1C63000P6 supports CMOS level interface only and does not supports Schmitt inputs.

(2) Differences in current consumption

The amount of current consumed by the peripheral circuit boards differ significantly from that of the actual IC. Inspecting the LEDs on S5U1C63000P6 may help you keep track of approximate current consumption. The following factors/components greatly affect device current consumption:

<Those which can be verified by LEDs and monitor pins>

- a) Run and Halt execution ratio (verified by LEDs and monitor pins on the ICE)
- b) OSC3 oscillation on/off circuit (OSCC)
- c) CPU clock select circuit (CLKCHG)
- d) SVD circuit on/off circuit (SVDON)

<Those that can only be counteracted by system or software>

- e) Current consumed by the internal pull-down resistors
- f) Input ports in a floating state

(3) Functional precautions

<LCD driver>

- The S1C6F632 chips included in the S5U1C6F632P2 board generate the LCD drive waveform. The S5U1C6F632P2 has two on-board S1C6F632 chips and one of them is used for 1/4 bias drive and another is used for 1/5 bias drive. Note that both the CN4 connector for 1/4 bias and CN4 connector for 1/5 bias on the S5U1C6F632P2 board output the LCD drive waveforms regardless of which option is selected. The target board must be connected to the connector for the drive bias used in the application.
- This tool cannot output the LCD drive waveform according to the display memory contents immediately after the power is turned on. Be sure to initialize the display memory from the application program.
- The S1C6F632 custom mask option model allows selection of either VC1 or VC2 as the reference voltage to generate the LCD drive voltages when 1/4 bias LCD drive power supply is selected. However, this tool uses only the VC2 reference voltage to generate the LCD drive voltages and cannot generate them using VC1.

<SVD circuit>

- The SVD function is realized by artificially varying the power supply voltage using the VSVD control on S5U1C63000P6. However, the S5U1C63000P6 supports detection of eight levels (0000B to 0111B) only and the SVD3 register value is ignored (e.g. the same detection results are obtained when SVDS = 1111B and when SVDS = 0111B). The SVDS3 value should be checked with the monitor LED.
- There is a finite delay time from when the power to the SVD circuit turns on until actual detection of the voltage. On S5U1C63000P6, there is no delay, which differs from that of the actual IC. Refer to Chapter 8, "Electrical Characteristics", when setting the appropriate wait time for the actual IC.

<Oscillation circuit>

- A wait time is required before oscillation stabilizes after the OSC3 oscillation control circuit (OSCC) is turned on. On S5U1C63000P6, even when OSC3 oscillation is changed (CLKCHG) without a wait time, OSC3 will function normally. Refer to Chapter 8, "Electrical Characteristics", when setting the appropriate wait time for the actual IC.
- Use separate instructions to switch the clock from OSC3 to OSC1 and to turn off the OSC3 oscillation circuit. If executed simultaneously with a single instruction, these operations, although good with S5U1C63000P6, may not function properly well with the actual IC.
- Because the logic level of the oscillation circuit is high, the timing at which the oscillation starts on S5U1C63000P6 differs from that of the actual IC.
- S5U1C63000P6 contains oscillation circuits for OSC1 and OSC3. Keep in mind that even though the actual IC may not have a resonator connected to its OSC3, its emulator can operate with the OSC3 circuit.
- S5U1C63000P6 generates the OSC3 clock using the onboard CR oscillation circuit even if ceramic oscillation is selected for the OSC3 oscillation circuit by mask option.
- When SLEEP mode is canceled, the CPU in the actual IC resumes operating after the clock output from the oscillation circuit has stabilized. The CPU rebooting time of the S5U1C63000P6 and S5U1C6F632P2 boards is different from the actual IC, as these boards always supply stable clocks.
- In the actual IC, executing the SLP instruction stops OSC1 and OSC3 oscillation circuits, therefore, all peripheral circuits including LCD display stop operating. In the S5U1C63000P6 and S5U1C6F632P2 boards, the LCD display continues active status if the CPU is placed in SLEEP mode, as the clock is supplied to the LCD driver in SLEEP mode.

<Access to undefined address space>

If any undefined space in the S1C6F632's internal ROM/RAM or I/O is accessed for data read or write operations, the read/written value is indeterminate. Additionally, it is important to remain aware that indeterminate state differs between S5U1C63000P6 and the actual IC. Note that the ICE (S5U1C63000H2/S5U1C63000H6) incorporates the program break function caused by accessing to an undefined address space.

<Reset circuit>


Keep in mind that the operation sequence from when the ICE and the peripheral circuit boards (S5U1C63000P6 and S5U1C6F632P2) are powered on until the time at which the program starts running differs from the sequence from when the actual IC is powered on till the program starts running. This is because S5U1C63000P6 becomes capable of operating as a debugging system after the user program and optional data are downloaded. When operating the ICE after placing it in free-running mode*, always apply a system reset. A system reset can be performed by pressing the reset switch on S5U1C63000P6, by a reset pin input, or by holding the input ports high simultaneously. (* Free running mode: supported by S5U1C63000H1/2 only)

<I/O ports>

- Do not set the P1x ports used for multiple key entry reset to output mode as the S5U1C63000P6 and S5U1C6F632P2 may be reset.
- Do not enable the input interrupt or peripheral input function of the I/O port that has been set to output mode. An interrupt processing may start in the S5U1C63000P6 and S5U1C6F632P2.


<*R/f converter>*

- The R/f converter function is implemented using the S1C6F632 chip included in the S5U1C6F632P2 board.
- If the debugger makes program execution to break while the R/f converter is counting the oscillation, the R/f converter does not stop counting. Note that the R/f converter will not able to load a proper result if program execution is resumed from that point.
- The following shows the oscillation characteristics (reference value) of the R/f converter on the S5U1C6F632P2:



R/f converter oscillation frequency - capacitance characteristic (reference value)

APPENDIX A PERIPHERAL CIRCUIT BOARDS FOR S1C6F632



R/f converter oscillation frequency - resistance characteristic (reference value)

A.5 Product Specifications

A.5.1 Specifications of S5U1C63000P6

S5U1C63000P6

Dimension:	$254 \text{ mm} (\text{wide}) \times 144.8 \text{ mm} (\text{depth}) \times 16 \text{ mm} (\text{height})$ (including screws)
Weight:	Approx. 250 g
Power supply:	DC 5 V \pm 5%, less than 1 A (supplied from ICE main unit)

I/O connection cable (80-pin)

S5U1C63000P6 connector:	KEL8830E-080-170L-F	
Cable connector (80-pin):	KEL8822E-080-171-F	
Cable connector (40-pin):	3M7940-6500SC	1 pair
Cable:	40-conductor flat cable	1 pair
Interface:	CMOS interface (3.3 V)	
Length:	Approx. 40 cm	

I/O connection cable (100-pin)

S5U1C63000P6 connector:	KEL8830E-100-170L-F	
Cable connector (100-pin):	KEL8822E-100-171-F	
Cable connector (50-pin):	3M7950-6500SC	1 pair
Cable:	50-conductor flat cable	1 pair
Interface:	CMOS interface (3.3 V)	
Length:	Approx. 40 cm	

Accessories

40-pin connector for connecting to target system:	
3M3432-6002LCPL	$\times 2$
50-pin connector for connecting to target system:	
3M3433-6002LCPL	$\times 2$

A.5.2 Specifications of S5U1C6F632P2

S5U1C6F632P2

Dimension:	254 mm (width) × 144.8 mm (depth) × 13 mm (height) (including screws)
Weight:	Арргох. 170 g
Power supply:	DC 5 V \pm 5%, less than 50 mA
	(supplied from ICE main unit and converted into 3.3 V by the onboard
	regulator)

I/O connection cable (80-pin)

S5U1C6F632P2 connector:	KEL8830E-080-170L-F	
Cable connector (80-pin):	KEL8822E-080-171-F	
Cable connector (40-pin):	3M7940-6500SC	1 pair
Cable:	40-conductor flat cable	1 pair
Interface:	CMOS interface (3.3 V)	
Length:	Approx. 40 cm	

I/O connection cable (10-pin)

3M3654-5002-PL
3M7910-6500SC
10-conductor flat cable
CMOS interface (3.3 V)
Approx. 40 cm

Accessories

40-pin connector for connecting to target system	n:
3M3432-6002LCPL	× 2
10-pin connector for connecting to target system	n:
3M3662-6002LCPL	$\times 1$
Discreet platform (for mounting external resiste	ors and capacitors of the R/f converter):
DIS12-016-403 (KE	L) × 2

APPENDIX **B PROM P**ROGRAMMING

B.1 Outline of Writing Tools

The S1C6F632 Flash EEPROM programming tools are available for two interfaces: USB interface and RS-232C interface.

These PROM writers feature smaller size and weight and are operable with the same power supply as the microcomputer, this makes it possible to simply configure an on-board PROM programming environment.

USB interface type

- USB-Serial On Board Writer (product name: S5U1C88000W4)
- On Board Writer Control Software (OBPW63.EXE, RW6F632.INI) *
- USB-Serial conversion driver *

Operating voltage: 3.3 V \pm 0.3 V (The power supply for the target can be used.) PC interface: USB Ver. 1.1

Note: When using a USB hub to connect the USB-Serial On Board Writer to the PC, the USB hub should be driven with an external power supply. So use a USB hub that operates with an external power supply.

RS-232C interface type

- On Board Writer (product name: S5U1C88000W3)
- On Board Writer Control Software (OBPW63.EXE, RW6F632.INI) *

Operating voltage: $3.3 \text{ V} \pm 0.3 \text{ V}$ (The power supply for the target can be used.) PC interface: EIA-RS-232C

* The On Board Writer Control Software and USB-Serial conversion driver are included in the S1C63 Family Assembler Package 2 (S5U1C63000A2) or later.

The On Board Writer Control Software (OBPW63.EXE, RW6F632.INI) supports both USB interface type and RS-232C interface type PROM writers.

B.2 Serial Programming

B.2.1 Serial programming environment

Prepare a personal computer system as a host computer and the data for writing into the built-in Flash microcomputer.

(1) Personal computer

- IBM-PC/AT or compatible with a USB port or RS-232C port
- (2) OS
 - Windows 2000/XP English or Japanese version

(3) PROM writing tools

- S5U1C88000W4 (USB interface type) package or S5U1C88000W3 (RS-232C interface type) package
- On Board Writer Control Software (OBPW63.EXE, RW6F632.INI) *
- USB-Serial conversion driver (required only when the USB-Serial On Board Writer is used) *
- * The On Board Writer Control Software and USB-Serial conversion driver are included in the S1C63 Family Assembler Package 2 (S5U1C63000A2) or later.

(4) User data (ROM data HEX file)

Execute the HEX converter HX63 to create the HEX data files (C3xxxyyy.HSA, C3xxxyyy.LSA, C3xxxyyy.CSA) from the object file (C3xxxyyy.ABS).

Refer to the "S5U1C63000A Manual" for details of the HEX converter.




Fig. B.2.1.1 HX63 execution flow

B.2.2 System connection for serial programming

Below shows connection diagrams between the PC and the USB-Serial On Board Writer (S5U1C88000W4) with a target, and between the PC and the On Board Writer (S5U1C88000W3) with a target.

When the USB-Serial On Board Writer (S5U1C88000W4) is used




Fig. B.2.2.1 PROM programming system connection diagram (USB interface type)

When the On Board Writer (S5U1C88000W3) is used




Fig. B.2.2.2 PROM programming system connection diagram (RS-232C interface type)

The system should be connected according to the following procedure.

- (1) Make sure the power for the personal computer is switched off.
- (2) As shown in the above figures, connect between the USB-Serial On Board Writer (S5U1C88000W4) or On Board Writer (S5U1C88000W3) and the PC using the interface cable included with the package.
- Notes: Turn the personal computer off before connecting and disconnecting the On Board Writer (S5U1C88000W3). The USB-Serial On Board Writer (S5U1C88000W4) can be connected after the PC is turned on.
 - Secure the RS-232C cable with the connector screws to prevent malfunction.

B.2.3 Serial programming procedure

(1) Connecting the system

Connect the system as shown in Section B.2.2, "System connection for serial programming".

(2) Power on

Turn the personal computer on.

(3) Checking the serial port assignment

(Required only when the On Board Writer is used)

Check the serial port assignment on the personal computer. The On Board Writer uses the COM1 port by default setting.

(4) Installing the USB-Serial conversion driver

(Required only when the USB-Serial On Board Writer is used)

When the USB-Serial On Board Writer (S5U1C88000W4) is connected for the first time, a dialog box appears on the PC screen to prompt the user to install the driver. Install the USB-Serial conversion driver by following the prompts. The USB-Serial conversion driver was copied in the "\EPSON\S1C63\writer\driver" folder when the S1C63 Family Assembler Package 2 (S5U1C63000A2) was installed. Specify this folder as the driver location.

(5) Checking the serial port assignment

(Required only when the USB-Serial On Board Writer is used)

Open the Windows [Control Panel] \rightarrow [System] \rightarrow [Hardware] tab \rightarrow [Device Manager] to check the COM port to which the USB-Serial port is assigned.

The USB-Serial conversion driver assigns a logical COM port to the physical USB port and transfers the COM port input/output to the USB input/output. Thus the On Board Writer Control Software can control the USB-Serial On Board Writer connected to the USB port through the assigned COM port.

(6) Preparing the On Board Writer Control Software

The On Board Writer Control Software was copied in the "\EPSON\S1C63\writer\OBPW" folder when the S1C63 Family Assembler Package 2 (S5U1C63000A2) was installed. When using the On Board Writer Control Software in another folder, the following two files should be copied from the OBPW folder.

- OBPW63.EXE
- RW6F632.INI

(7) Connecting the target board to the USB-Serial On Board Writer or On Board Writer

As Figure B.2.2.1 or B.2.2.2 shows, connect the target board to the USB-Serial On Board Writer (S5U1C88000W4) or On Board Writer (S5U1C88000W3) using the supplied SIO cable.

(8) Connecting the power supply for PROM programming

Connect the power supply for PROM programming (3.3 V) to the target board.

Notes: • Turn off the power of the target board except for the PROM programming power supply.

• Since PROM programming uses a 3.3-V power source, be careful of the voltage ratings of the parts on the target board.

(9) Turning the PROM programming power on

Turn the PROM programming power on. This also supplies the power to the USB-Serial On Board Writer (S5U1C88000W4) or On Board Writer (S5U1C88000W3) through the SIO cable.

(10) Starting up the On Board Writer Control Software



Double-click the OBPW63.exe icon. The [Initial File] dialog box shown below appears when the On Board Writer Control Software starts up.

Initial File					? ×
Look jn:	🔄 My Documents	•	£	e ż	•=== •==
RW6fxxx.i	inij				
, File <u>n</u> ame:					<u>O</u> pen
Files of type:	Initial File(rw*.ini)		-		Cancel
	C Open as read-only			_	

Select the initial file with the same name as the microcomputer model. RWxxxxx.ini xxxxx: microcomputer model name (e.g. 6F632 for the S1C6F632)

After an initial file is selected, the window shown below appears.

RW6fxxx.in <u>File</u> <u>C</u> omm		Programming View Option	Write for S1C6 <u>H</u> elp	3 Family Ver	sion x.xx		_ 🗆 X	
On Board Copyrigh	l Program it (C) SE	a 💼 🎇 🥵 ming Write IKO EPSON	e for S1C0 CORP. 200)×		x.xx		← Command window
								← Output window
Load_IP	Erase_IP	Blank_IP	Program_IP	Verify_IP	Read_IP	Protect	Macro	
Load_CP	Erase_OP	Blank_OP	Program_CP	Verify_OP	Read_OP	Erase All		
						Com1	NUM //	

(11) Selecting a serial port

Click the [Setting] button (or choose [Setting] from the [Option] menu) to display the [Settings] dialog box.

[Setting] button

Click the [Com] tab to open the page shown below. When USB-Serial On Board Writer (USB interface type) is used, select the COM port that was determined in Step (5). When the On Board Writer (RS-232C interface type) is used, select the COM port to which the RS-232C cable has been connected.

Settings		×
Folder Editor Com	n	
Port COM1 Baud Rate COM2 COM3 Data Bits 5	Flow DTR/DSR TS/CTS XON/XOFF	
Parity None		
Stop Bits 1	V	
	OK Cancel <u>A</u> r	oply

(12) Loading user data to the personal computer

Code PROM (IPROM)

Click the [Load_IP] button (or choose [Load IPROM] from the [Command] menu) to display the [Select file] dialog box.

Load_IP	[Load_IP] button
Select file	×
Target File Name	
C:¥TEST.HSA	٩
ОК	Cancel

Choose the HSA file to be written to the PROM using the [Browse] button and then click [OK]. The corresponding LSA file is chosen at the same time.

[Browse] button

When data is loaded normally, "Complete" is displayed in the output window.

Note: Make sure that the HSA and LSA files to be loaded are located in the same folder.

Data PROM (CPROM)

Click the [Load_CP] button (or choose [Load CPROM] from the [Command] menu) to display the [Select file] dialog box.

Load_CP	[Load_CP] button
Select file	×
Target File Name	
C¥TEST.CSA	٩
ОК	Cancel

Choose the CSA file to be written to the PROM using the [Browse] button and then click [OK].

When data is loaded normally, "Complete" is displayed in the output window.

(13) Erasing PROM data

Click the [Erase_IP] button (or choose [Erase IPROM] from the [Command] menu) to display an information dialog box. Clicking the [OK] button starts erasing the IPROM and CPROM data.

Erase_IP [Erase_IP] button

When the PROM is erased normally, "Complete" is displayed in the output window.

Notes: • Inspection data is written to the PROM at shipment, so erase it once to initialize the contents.

• The PROM is protected against a read out when user data is written at Seiko Epson's factory. The protection is released after the contents have been erased by executing "Erase_IP".

(14) Blank check after erasing

Click the [Blank_IP] button (or choose [Blank Check IPROM] from the [Command] menu) to display an information dialog box. Clicking the [OK] button starts process that checks if the IPROM and CPROM are completely erased.

Blank_IP [Blank_IP] button

When the blank check is finished normally, "Complete" is displayed in the output window.

(15) Writing user data

Click the [Program_IP] button (or choose [Program IPROM] from the [Command] menu) to display an information dialog box. Clicking the [OK] button starts writing the loaded data to the IPROM and CPROM.

Program_IP [Program_IP] button

When writing is finished normally, "Complete" is displayed in the output window.

Note: Do not send the writer control window behind any other applications as it may cause a communication error.

(16) Verifying user data after writing

Click the [Verify_IP] button (or choose [Verify IPROM] from the [Command] menu) to display an information dialog box. Clicking the [OK] button starts verification of the IPROM and CPROM.

Verify_IP [Verify_IP] button

When verification is finished without any error, "Complete" is displayed in the output window.

(17) Turning the PROM programming power off

Turn the PROM programming power off.

(18) Disconnecting the target board

Disconnect the target board after checking that writing has finished normally.

Note: Make sure that the PROM programming power is off before disconnecting and connecting the target board.

(19) Terminating the On Board Writer Control Software

Choose [Exit] from the [File] menu of the On Board Writer control window or click the close box to terminate the On Board Writer Control Software.

To continue writing, repeat from step (7) to step (19).

(20) Power off

Turn the personal computer off.

B.2.4 Connection diagram for serial programming

The figures and tables below show the connection diagram on the target board and the signal specifications.

USB interface type: when the USB-Serial On Board Writer (S5U1C88000W4) is used




Fig. B.2.4.1 Connection diagram for on-board programming (USB interface type)

Connector pin No.	Signal name	Description	Microcomputer pin
	eigna name	2000.10.1011	to be connected
1	VDDF	Programming power supply pin	VDD pin
2	VDD	Power supply pin	VDD pin
3	CLK	System clock output	DCLK pin
4	Vss	Ground pin	Vss pin
5	RXD	Serial I/F data input	DTXD pin
6	TXD	Serial I/F data output	DRXD pin
7	RESET	Initial reset output	RESET pin
8	SPRG	Programming mode setup output (for negative polarity I/O models)	N.C.
9	Vss	Ground pin	Vss pin
10	SPRG	Programming mode setup output (for positive polarity I/O models)	DMOD pin

<i>Table B.2.4.1</i>	Signal	specifications	(USB	interface	type)
	~	-rj	(- ~ -		

Table B.2.4.2 Connectors for connecting USB-Serial On Board Writer

Name	Model name			
Box header (male)	3662-6002LCPL (3M)			
[target side]	or equivalent			
Socket connector (female)	Socket connector	7910-B500FL (3M)		
[SIO cable side]	Strain relief	3448-7910 (3M)		
	or equivalent			

RS-232C interface type: when the On Board Writer (S5U1C88000W3) is used




Fig. B.2.4.2 Connection diagram for on-board programming (RS-232C interface type)

Connector pin No.	Signal name	Description	Microcomputer pin
	<u> </u>		to be connected
1	VDDF	Programming power supply pin	VDD pin
2	VDD	Power supply pin	VDD pin
3	CLK	System clock output	DCLK pin
5	Reserved	Reserved	N.C.
7	RXD	Serial I/F data input	DTXD pin
9	TXD	Serial I/F data output	DRXD pin
11	RESET	Initial reset output	RESET pin
13	SPRG	Programming mode setup output (for negative polarity I/O models)	N.C.
15	SPRG	Programming mode setup output (for positive polarity I/O models)	DMOD pin
16	Reserved	Reserved	N.C.
4, 6, 8, 10, 12, 14	Vss	Ground pin	Vss pin

Table B.2.4.3 Signal specifications (RS-232C interface type)

 Table B.2.4.4 Connectors for connecting On Board Writer

Name	Mo	Model name			
Box header (male)	3408-6002LCFL (3M)				
[target side]	or equivalent				
Socket connector (female)	Socket connector	7916-B500FL (3M)			
[SIO cable side]	Strain relief	3448-7916 (3M)			
	or equivalent				

- Notes: Prepare a 3.3-V power supply for PROM programming, since the power (3.3 V) of the On Board Writer must be supplied from the target board.
 - Since PROM programming uses a 3.3 V power source, be careful of the voltage ratings of the parts on the target board.

B.3 On Board Writer Control Software

B.3.1 Starting up



Double-click the OBPW63.exe icon to start up the On Board Writer system.

The dialog box shown below appears when the On Board Writer Control Software starts up.

Initial File					? ×
Look jn:	🔄 My Documents	•	£	e k	•=•= •=•
RW6fxxx.i	ni				
, File <u>n</u> ame:			_		<u>O</u> pen
Files of <u>type</u> :	Initial File(rw*.ini)		-		Cancel
	, Open as read-only			_	

Select the initial file with the same name as the microcomputer model.

RWxxxxx.ini xxxxx: microcomputer model name (e.g. 6F632 for the S1C6F632)

After an initial file is selected, the window shown below appears.

RW6fxxx.ini - On Board Programming Write for S1C63 Family Version xxx Eile Command Edit View Option Help Programming Write for S1C63 Family Version x.xx Copyright (C) SEIKO EPSON CORP. 200x	
Initialize0K	Command window Accepts the commands input from the keyboard.
	Output window Displays the execution results.
Load_IP Erase_IP Blank_IP Program_IP Verify_IP Read_IP Protect Macro	
Load_OP Erase_OP Blank_OP Program_OP Verify_OP Read_OP Erase All	
Com1 NUM //	

B.3.2 Setup

Click the [Setting] button (or choose [Setting] from the [Option] menu) to display the [Settings] dialog box.



[Setting] button

Selecting a serial port ([Com] tab)

Select the same COM channel as the serial port configuration on the personal computer.

Settings	×
Folder Editor Com	
Port COM1 -	Flow
Baud Rate COM1	DTR/DSR
Data Bits	RTS/CTS XON/XOFF
Parity None 💌	
Stop Bits 1	
OK	Cancel <u>Apply</u>

Specifying the log file ([Folder] tab)

When saving the execution results to a log file, enter (or choose) the log file name and place a check in the [Create Log] check box.

To disable logging, remove the check from the check box.

Settings	x
Folder Editor Com	
	1
Current Log File	I
C:\My Documents\test.log	
Create Log	
	4
OK Cancel <u>Apply</u>	

Specifying the editor path ([Editor] tab)

Specify the path to the editor used to open a log file from the On Board Writer Control Software. "notepad.exe" is used as the default editor unless specified.

Settings	×
Folder Editor Com	
Text Editor	
C:\WINDOWS\notepad.exe	
OK Cancel <u>A</u> pply	

B.3.3 Operating method

All the On Board Writer commands such as PROM writing can be executed using the buttons on the window.

This section explains the commands individually in the following manner.

Function: Shows the command function.

Usage:	Button	Program_IP
	Menu	[Command] menu - [Program IPROM]
	Keyboard	>FWI.J
	Shows the b	utton, menu command and typing command line to execute the command.
D /		

Description: Describes the operation and display contents after executing the command.

If "A progress window appears to show progress of the process." is described here, a progress window is displayed while the command is executing and the [Cancel] button on the window allows termination of the command being executed.

Please Wait.		E	×
Address	0×00100		
		Cancel	

Note: Describes precautions.

1 LOAD IPROM (HSA file, LSA file)

Function: Loads user data files for IPROM (xxxxx.HSA and xxxxx.LSA) to the memory on the personal computer.

Usage: B

Button Load IP

Menu [Command] menu - [Load IPROM]

- Keyboard >LI *drive*:*folder**file name*... (*drive*:*folder**file name*: HSA file name)
- **Description:** (1) The [Select file] dialog box appears.

Select file	×	
Target File Name C:¥TEST.HSA	Q	
OK Cancel		

- (2) Clicking the [Browse] button displays the Windows standard file select dialog box. Choose the file to be loaded from the dialog box. Then click the [OK] button. The LSA file will be loaded simultaneously by only choosing the HSA file.
- (3) When data is loaded normally, "Complete" is displayed in the output window.

Note:

- This command can load files in Motorola S2 format only.
 - Make sure that the HSA and LSA files to be loaded are located in the same folder.

2 LOAD CPROM (CSA file)

Keyboard

Function: Loads a user data file for CPROM (xxxxx.CSA) to the memory on the personal computer.

Usage: Button

Button Load_CP

Menu [Command] menu - [Load CPROM]

>LC drive:\folder\file name. (drive:\folder\file name: CSA file name)

Description: (1) The [Select file] dialog box appears.

Select file	×	
Target File Name C¥TEST.CSA	9	[Browse] button
OK Cancel		

- (2) Clicking the [Browse] button displays the Windows standard file select dialog box. Choose the file to be loaded from the dialog box. Then click the [OK] button.
- (3) When data is loaded normally, "Complete" is displayed in the output window.

Note: This command can load files in Motorola S2 format only.

3 ERASE IPROM, CPROM

Function:	Erases IPRON	A and CPROM data.
Usage:	Button	Erase_IP
	Menu	[Command] menu - [Erase IPROM]
	Keyboard	>FERSI
Description:	(1) An inform	nation dialog box appears.
	(2) Clicking t	he [OK] button starts erasing the IPROM and CPROM.
	executing	s window appears to show progress of the process while the command is he [Cancel] button terminates the process.
	(4) Read prot	ection is removed after the PROM contents has been erased.
	(5) When the	PROM is erased normally, "Complete" is displayed in the output window.
Note:	When the pro	ocess is terminated, the PROM must be erased before data can be written.

4 BLANK CHECK IPROM, CPROM

Function: Checks whether the IPROM and CPROM are completely erased or not.

Usage: Button Blank_IP

Menu [Command] menu - [Blank Check IPROM]

Keyboard >FEIJ

Description: (1) Starts a blank check.

- (2) A progress window appears to show progress of the process. Clicking the [Cancel] button terminates the process.
- (3) When the check is finished without finding any address that is not erased in IPROM and CPROM, "Complete" is displayed in the output window.
- (4) If error addresses that have not been erased are found, the address and data are displayed.

1 2		
Example:	Address	READ
	0100	0000
	0101	0000
	0102	0000
	0103	0000
	:	:

Note: When an erase error is detected, the PROM must be erased before data can be written.

5 PROGRAM IPROM, CPROM

Function: Writes the data loaded by the [Load IPROM] and [Load CPROM] commands to the IPROM and CPROM.

Usage:	Button	Program_IP
	Menu	[Command] menu - [Program IPROM]
	Keyboard	>FWI.J
		>FWI /P-1 (The protect processing will be performed after data has been written.)
Description:	(1) An inform	ation dialog box appears.
	(2) Select the	[Yes] radio button if PROM data protection is required.
	(3) Clicking the [OK] button starts write process.	
	· · · · · · · · · · · · · · · · · · ·	s window appears to show progress of the process. ne [Cancel] button terminates the process.
	(5) When pro	tection has been specified, the protect processing is performed.
	(6) When wri	ting is finished normally, "Complete" is displayed in the output window.
Note:	Do not send t communication	he writer control window behind any other applications as it may cause a on error.

6 VERIFY IPROM, CPROM

- *Function:* Compares the data loaded by the [Load IPROM] and [Load CPROM] commands and the data read from the IPROM and CPROM.
- Usage: Button Verify_IP

Menu [Command] menu - [Verify IPROM]

Keyboard >FVI↓

- **Description:** (1) Starts verification process.
 - (2) A progress window appears to show progress of the process. Clicking the [Cancel] button terminates the process.
 - (3) When both data are the same, "Complete" is displayed in the output window.
 - (4) When a verify error is detected, the error address and data are displayed.

7 READ IPROM, CPROM

Usage:

Function: Reads the IPROM and CPROM data to the memory on the personal computer.

Button Read_IP

Menu [Command] menu - [Read IPROM]

Keyboard >FRI↓

Description: (1) An information dialog box appears.

- (2) Clicking the [OK] button starts read process.
- (3) A progress window appears to show progress of the process. Clicking the [Cancel] button terminates the process.
- (4) When data is read normally, "Complete" is displayed in the output window.
- *Note:* The memory data on the personal computer is overwritten with the read data.

8 MACRO

Function: Successively executes the commands described in a macro file.

Usage: Button

Macro

Menu [Command] menu - [Macro]

Keyboard None

Description: (1) A file-select dialog box appears.

- (2) Select a macro file and then click the [OK] button. The macro file will be loaded and the described commands will be executed.
- *Macro file:* Use a text editor to create macro files. ".cmd" is recommended for the file extension. Write the commands in order of execution and save as a text file. The command should be written one line by one line in the command line format listed at Usage: Keyboard. Any words following a ";" are regarded as a comment.

Example: Macro file <test.cmd>

; Program IPROM	Comment
LI D:\WORK\C3F666.hsa	Load IPROM HEX file
FERSI	Erase IPROM and CPROM data
FEI	Blank check for IPROM and CPROM
FWI	Program IPROM and CPROM
FVI	Verify check IPROM and CPROM

9 DUMP IPROM, CPROM

- *Function:* Displays the contents of the PC memory IPROM and CPROM areas in hexadecimal numbers. The memory contents can be edited in the [Dump] window.
- Usage: Button [Dui


[Dump IPROM] button

Menu [Command] menu - [Dump IPROM]

Keyboard >DI address. (address: Display start address; optional)

Description: (1) The [Dump] window appears.

💐 Du	ump)								
<u>F</u> ile	V	iew								
M	∢	00000	► ►							
		+0/+8	+1/+9	+2/+A	+3/+B	+4/+C	+5/+D	+6/+E	+7/+F	ASCII
0000)0	0734	0762	17D2	073E	1739	0237	1720	1020	.4.b>.9.7 📕
0000		1702	0702	073D	0872	0870	037D	0872	06DA	=.r.p.}.r
0001	· ·	065D	06AD	0901	027E	1706	18DF	1080	029C	.]
0001	· ·	09E9	01C9	129C	1137	0173	17B9	1127	117B	7.s'.{
0002		197B	0187	00B7	1037	1018	13B0	0172	1B08	.{7r
0002		1620	0EB0	1273	0172	1513	0029	13E0	0612	s.r)
0003		0471	0263	0018	0230	0018	0360	01B2	0386	.q.c0`
0003		0182	03C0	0B10	0308	0208	1016	0CE7	138E	
0004		117E	08C9	1DE0	ODED	OEDC	ODCD	1C3D	1B38	
0004		OBCD	ODBE	1BED	OEDB	19B7	10E7	11B0	ODBE	
0005		171B	1B32	0B32	1BCE	1EDE	1B82	1DB1	0830	2.20
0005		0703	1012	1300	1181	1936	002E	OBCD	13D8	6
0006		1103	0DB3	06ED	1E8E	1D3E	1BCD	023E	0BC8	·····
0006		170E	1102	1708	1730	08B0	1E08	1BEC	1280	0
0007		187D	182B	00B2	1B23	0D8B	0B20	13B8	13BD	.}.+#
0007	18	1203	0C02	1D0B	08D0	0B23	18B0	03BD	0889	····· #····· 🔽



- (2) To edit the memory contents, enter a value after placing the cursor on the address to be edited.
- * When this command is entered from the keyboard, the memory contents are displayed in the output window.

Memory dump format (IPROM):

	+0/+8	+1/+9	+2/+A	+3/+B	+4/+C	+5/+D	+6/+E	+7/+F	ASCII
00000	1417	182B	0069	1013	164D	044B	0801	1645	+.iM.KE
00008	121B	0E29	062D	1203	0613	025B	0471	140F)[.q

The row on the left side indicates addresses in the IPROM (program) area.

The second to ninth rows show the 8 steps of program code that begins with the address on the left. For example, "1417", "182B" and "1645" that appear at the second line of the above example indicate the 13-bit program code stored in addresses 00000H, 00001H and 00007H, respectively. "121B" appearing in the third line indicates the 13-bit code stored in address 00008H.

The row on the right side indicates the ASCII characters corresponding to the code listed in that line.

Memory dump format (CPROM):

	+0/+8	+1/+9	+2/+A	+3/+B	+4/+C	+5/+D	+6/+E	+7/+F	ASCII
07C00	2FC0	27D6	11BA	11B0	5dca	29CE	11F6	3FB6	/.'].)?.
07C08	0FF0	11AC	27C0	33A4	15BC	5B80	4BA4	7392	3.!.[.].c.

The CPROM data will be displayed following the IPROM data in the same window. The row on the left side indicates addresses in the IPROM (program) area. The On Board Writer control software allocates part of the IPROM area for CPROM data, therefore, the listed values do not match the actual CPROM addresses. In the memory dump data for the S1C6F632, the CPROM area is allocated in the address range from 07C00H to 07FFFH. "07C00" and "07C08" represent CPROM addresses 00000H and 00020H, respectively.

The second to ninth rows show the eight 4-word data that begins with the address on the left. For example, "2FC0" appearing in the second line of the above example indicates that 0H, 0CH, 0FH and 2H are stored in addresses 00000H, 00001H, 00002H and 00003H, respectively. The row on the right side indicates the ASCII characters corresponding to the data listed in that

line.

10 OPEN LOG FILE

Function:	Opens a log file.				
Usage:	Button	(Open Log file] button			
	Menu	[File] menu - [Open Log File			
	Keyboard	None			
Description:	The specified editor starts up and opens				

Description: The specified editor starts up and opens the specified log file. The editor and the log file must be specified beforehand in the [Editor] tab screen of the [Settings] dialog box and the [Folder] tab screen, respectively.

11 SAVE IPROM

Function: Saves the IPROM data stored in the PC memory to a file.

 Usage:
 Button
 Isave IPROM] button

 Menu
 [File] menu - [Save IPROM]

 Keyboard
 >SI drive:\folder\file name.]

(*drive:\folder\file name*: HSA file name)

- **Description:** (1) The Windows standard file select dialog box appears. Choose or enter the file name for saving data.
 - (2) The contents in the PC memory IPROM area are saved to Motorola S2 format files (*.HSA and *.LSA).

12 SAVE CPROM

Usage:

Function: Saves the CPROM data stored in the PC memory to a file.

 Button
 Isave CPROM] button

 Menu
 [File] menu - [Save CPROM]

 Keyboard
 >sc drive:\folder\file name.

 (drive:\folder\file name.

- **Description:** (1) The Windows standard file select dialog box appears. Choose or enter the file name for saving data.
 - (2) The contents in the PC memory CPROM area are saved to a Motorola S2 format file (*.CSA).

B.3.4 List of commands

No.	Command line	Table B.3.4.1 List of com	Button	Function
1	LI drive\folder\file name↓	[Command]-[Load IPROM]	Load_IP	Load HSA and LSA files
2	LC drive\folder\file name₊J	[Command]-[Load CPROM]	Load_CP	Load CSA file
3	FERSI↓	[Command]-[Erase IPROM]	Erase_IP	Erase IPROM/CPROM data Remove read protection
4	FEI↓	[Command]-[Blank Check IPROM]	Blank_IP	IPROM/CPROM blank check
5	FWI. FWI /P-J	[Command]-[Program IPROM]	Program_IP	Write IPROM/CPROM data (/P specifies protect processing.)
6	FVI↓	[Command]-[Verify IPROM]	Verify_IP	Verify IPROM/CPROM
7	FRI↓	[Command]-[Read IPROM]	Read_IP	Read IPROM/CPROM data
8	-	[Command]-[Macro]	Macro	Read/execute macro file
9	DI address↓	[Command]-[Dump IPROM]	1010	Dump IPROM/CPROM data
10	-	[File]-[Open Log File]	\mathcal{L}	Open log file
11	SI drive\folder\file name₊J	[File]-[Save IPROM]		Save IPROM data
12	SC drive\folder\file name₊J	[File]-[Save CPROM]		Save CPROM data
13	LOG	_	r	Start logging
14	LOG /E-	_	r	End logging

Table B.3.4.1 List of commands

B.3.5 List of error messages

Table B.3.5.1 List of error messages

Error message	Description	Display location
Command timeout	Communication time out	Output window
Receive NAK	Communication error	Output window
Send error	Communication error	Output window
COM Port Open Error	Port open error	Output window
Invalid File Format	The file is not a Motorola S2 format file.	Output window
Data Size Over flow	The data size in the file exceeds the PROM size.	Output window
Verify Error	Verify error	Output window
Erase Error	The erase process has failed.	Output window
Protected Error	The PROM has read-protected.	Output window
Abort by operator	The process is terminated.	Output window
Complete	The process is terminated normally.	Output window
Illegal inifile data	The INI file contains illegal description.	Output window/dialog box
Can not find **	** cannot be found.	Dialog box

B.4 Flash EEPROM Programming Notes

- (1) The PROM programming requires a 3.3 V power source voltage.
- (2) Since PROM programming uses a 3.3 V power source, be careful of the voltage ratings of the parts on the target board.
- (3) After connecting the PROM Writer to the serial port of the personal computer, secure the RS-232C cable with the connector screws.
- (4) Make sure the personal computer is off before connecting or disconnecting the On Board Writer (S5U1C88000W3) to/from the personal computer. The USB-Serial On Board Writer (S5U1C88000W4) can be connected after the PC is turned on.
- (5) Make sure the target is off before connecting or disconnecting the On Board Writer to/from the target (S1C6F632).

EPSON

AMERICA

EPSON ELECTRONICS AMERICA, INC.

214 Devcon Drive, San Jose, CA 95112, USA Phone: +1-800-228-3964 FAX: +1-408-922-0238

EUROPE

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY Phone: +49-89-14005-0 FAX: +49-

FAX: +49-89-14005-110

International Sales Operations

ASIA

EPSON (CHINA) CO., LTD. 7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 FAX: +86-10-8522-1125

SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900 Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 FAX: +86-21-5423-4677

SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

EPSON HONG KONG LTD.

Unit 715-723, 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong. Phone: +852-2585-4600 FAX: +852-2827-4346

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 FAX: +886-2-8786-6660

EPSON SINGAPORE PTE., LTD.

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

SEIKO EPSON CORP.

 KOREA OFFICE

 5F, KLI 63 Bldg., 60 Yoido-dong,

 Youngdeungpo-Ku, Seoul 150-763, KOREA

 Phone: +82-2-784-6027
 FAX: +82-2-767-3677

SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

IC Sales & Marketing Department 421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117

SEIKO EPSON CORPORATION