

CMOS 16-BIT SINGLE CHIP MICROCONTROLLER S1C17711 Technical Manual

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc. All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

Configuration of product number



1	Overvi	ew	1-1
	1.1	Features	.1-1
	1.2	Block Diagram	.1-3
	1.3	Pins	.1-4
		1.3.1 Pin Configuration Diagram (TQFP15-128pin)	
		1.3.2 Ball Configuration Diagram (VFBGA10H-144)	
		1.3.3 Pad Configuration Diagram (Chip)	
		1.3.4 Pin Descriptions	
2	CPU		2-1
	2.1	Features of the S1C17 Core	.2-1
	2.2	CPU Registers	.2-2
	2.3	Instruction Set	.2-2
		Reading PSR	
	2.5	Processor Information	.2-6
3	Memor	ry Map, Bus Control	3-1
		Bus Cycle	
		3.1.1 Restrictions on Access Size	
		3.1.2 Restrictions on Instruction Execution Cycles	.3-2
	3.2	Flash Area	
		3.2.1 Internal Flash Memory	
		3.2.2 Flash Programming	
		3.2.3 Protect Bits Flash Protect Bits	
		3.2.4 Access Control for the Flash Controller	
		FLASHC/SRAMC Control Register (MISC_FL)	
	3.3	Internal RAM Area	
		3.3.1 Internal RAM	.3-4
		IRAM Size Select Register (MISC_IRAMSZ)	3-4
	3.4	Display RAM Area	
		3.4.1 Display RAM	
		3.4.2 Access Control for the SRAM Controller	
	0 F	FLASHC/SRAMC Control Register (MISC_FL)	
	3.5	3.5.1 Internal Peripheral Area 1 (0x4000–)	
		3.5.2 Internal Peripheral Area 2 (0x5000–)	
	3.6	S1C17 Core I/O Area	
4		Supply Power Supply Voltage (VDD)	
		Analog Power Supply Voltage (AVDD)	
		Internal Power Supply Circuit	
		Controlling the Power Supply Circuit	
		Heavy Load Protection Function	
	4.0	V _{D1} Control Register (VD1_CTL)	
		LCD Voltage Regulator Control Register (LCD_VREG)	

5.1 Initial Reset Sources 5-1 5.1.2 PO Port Key-Entry Reset 5-1 5.1.2 PO Port Key-Entry Reset 5-1 5.1.3 Integence 5-2 5.2 Initial Reset Sequence 5-2 6 Interrupt Controller (ITC) 6-1 6.1 ITC Module Overview 6-1 6.2 Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH) 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.2 Interrupt Control Its in Peripheral Modules 6-4 6.3.3 Interrupt Control Its in Peripheral Modules 6-6 6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.6 ALT and SLEEP Mode Cancellation 6-6 6.6 Cortol Register Details 6-6 Interrupt Level Setup Register x (ITC_LVx) 6-7 7.1 7.1 Clock Generator (CLG) 7-2 7.3 Oscillator 7-2 7.3 Oscillator 7-2 7.4 System Clock Switching 7-5 7.4 System Clock Switching </th <th>5</th> <th>Initial</th> <th>Reset</th> <th>5-1</th>	5	Initial	Reset	5-1
5.1.2 P0 Port Key-Entry Reset 5-1 5.1.3 Resetting by the Watchdog Timer 5-2 5.2 Initial Reset Sequence 5-2 5.3 Initial Settings After an Initial Reset 5-2 6 Interrupt Controller (ITC) 6-1 6.1 TIC Module Overview 6-1 6.2 Vector Table 6-2 Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH) 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 ITC Interrupt Request Processing 6-4 6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.6 ALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-6 10 Interrupt Level Setup Register x (ITC_LVx) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3.1 IOSC Oscillator 7-3 7.3.2 OSC3 oscillator 7-3 7.3.3 OSC1 Oscillator 7-3 7.4 System Clock Switching 7-9		5.1		
5.1.3 Resetting by the Watchdog Timer. 5-2 5.2 Initial Rest Sequence 5-2 5.3 Initial Settings After an Initial Reset 5-2 6 Interrupt Controller (ITC) 6-1 6.1 ITC Module Overview 6-1 6.2 Vector Table 6-2 Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH) 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 ITC Interrupt Request Processing 6-4 6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.6 A Software Interrupts 6-6 6.6 To Control Register Details 6-6 Interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3.1 OSC Oscillator 7-3 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-3 7.4 System Clock Switching 7-7 7.6 Deer/pheral Module Clock (PCLK) Control 7-7 <				
5.2 Initial Reset Sequence 5-2 5.3 Initial Settings After an Initial Reset 5-2 6 Interrupt Controller (ITC) 6-1 6.1 ITC Module Overview 6-1 6.2 Vector Table 6-2 Vector Table 6-2 Vector Table 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.6 ALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 7-1 7.1 CLG Module Overview 7-1 7.1 CLG Module Overview 7-2 7.3 Oscillator 7-3 7.3.2 Oscillator 7-3 7.3.3 Oscillator 7-3 7.4 System Clock Switching 7-4 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Register Details 7-9				
5.3 Initial Settings After an Initial Reset 5-2 6 Interrupt Controller (ITC) 6-1 6.1 ITC Module Overview 6-1 6.2 Vector Table 6-2 Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH) 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 ITC Interrupt Request Processing 6-6 6.4 6.3.1 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI 6-6 6-5 Software Interrupts 6-6 6.5 Software Interrupts 6-6 6-6 6-6 6-6 6-6 7 Clock Generator (CLG) 7-1 7.1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3.1 10SC Oscillator 7-3 7.3 OScillators 7-2 7.3.1 10SC Oscillator 7-7 7.4 System Clock Switching 7-5 7-5 7-9 Clock Switching 7-7 7.5 CPU Core Clock (CLK) Contro				
6 Interrupt Controller (ITC) 6-1 6.1 ITC Module Overview 6-1 6.2 Vector Table 6-2 Vector Table Address LowHigh Registers (MISC_TTBRL, MISC_TTBRH) 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.2 ITC Interrupt Request Processing 6-4 6.3.2 ITC Interrupt Request Processing 6-6 6.4 6.3.3 Interrupts 6-6 6.5 Software Interrupts 6-6 6.6 HALT and SLEEP Mode Cancellation 6-6 6.6 FIC Control Register Details 6-6 6.7 Control Register Details 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillator 7-2 7.3.1 IOSC Oscillator 7-3 7.3.2 OSC3 Oscillator 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock Soure		5.2	Initial Reset Sequence	5-2
6.1 ITC Module Overview 6-1 6.2 Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH) 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 ITC Interrupt Request Processing 6-4 6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI. 6-6 6.5 Software Interrupts 6-6 6.6 HALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-6 Interrupt Level Setup Register x (ITC_LVX) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3.1 IOSC Oscillator 7-2 7.3.2 OSCI Oscillator 7-3 7.3.3 OSCI Oscillator 7-5 7.4 System Clock Switching 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Oscillator 7-1 7.7 Clock Coxtrol Register (CLG_SRC) 7-9 Oscillator 7-3 <td< th=""><th></th><th>5.3</th><th>Initial Settings After an Initial Reset</th><th>5-2</th></td<>		5.3	Initial Settings After an Initial Reset	5-2
6.2 Vector Table 6-2 Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH)	6	Interru	pt Controller (ITC)	6-1
Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH) 6-3 6.3 Control of Maskable Interrupts 6-4 6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 ITC Interrupt Request Processing 6-4 6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI. 6-6 6.5 Software Interrupts. 6-6 6.6 F. Software Interrupts. 6-6 6.7 Control Register Details 6-6 interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillator 7-2 7.3.1 IOSC Oscillator 7-3 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Deripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Oclock Switching 7-13 7.6 Deripheral Module Clock (PCLK) 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-7 7.6 Control Register (CLG_CTL) 7-9 Oclck Source Select Register		6.1	ITC Module Overview	6-1
6.3 Control of Maskable Interrupts 6-4 6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 ITC Interrupt Request Processing 6-4 6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI. 6-6 6.5 Software Interrupts. 6-6 6.6 HALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-6 interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3.1 IOSC Oscillator 7-3 7.3.3 OSC1 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-7 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.8 Control Register Details 7-9 Oscillator Control Register Details 7-9 7.8 Control Register Details 7-9 7.9 Clock Startanal Output (FOUTA, FOUTB) 7-8 7.10 FOUTA Control Register (CLG_CTL) 7-10 7.11 Clock Catron Register (CLG_POUTB) 7-13		6.2	Vector Table	6-2
6.3.1 Interrupt Control Bits in Peripheral Modules 6-4 6.3.2 ITC Interrupt Request Processing 6-4 6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.6 HALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-6 interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3.1 IOSC Oscillator 7-2 7.3.3 OSCI Oscillator 7-3 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_PCUK) 7-13 7.4 Stytem Clored Register (CLG_CTL) 7-10 7.6 Clored Register (CLG_PCUK) 7-12 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register (CLG_PCUTA)			Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH)	6-3
6.3.2 ITC Interrupt Request Processing 6-4 6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.6 HALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-6 6.7 Control Register Details 6-6 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-3 7.3 Oscillator 7-3 7.3 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register (CLG_CTL) 7-10 FOUTB Control Register (CLG_FOUTA) 7-13 9 Clock Source Select Register (CLG_FOUTA) 7-13 9 Clock Source Select Register (CLG_FOUTA) 7-13 9 Clock Control Register (CLG_FOUTA) 7-13 9 Clock Control Regi		6.3	Control of Maskable Interrupts	6-4
6.3.3 Interrupt Processing by the S1C17 Core 6-5 6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.6 HALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-6 Interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-3 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_POUTB) 7-13 PCUTB Control Register (CLG_POUTB) 7-13 PCLK Control Register (CLG_POUTB) 7-13 PCLK Control Register (CLG_POUTB) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview				
6.4 NMI 6-6 6.5 Software Interrupts 6-6 6.5 Software Interrupts 6-6 6.6 HALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-7 Interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillator 7-3 7.3.1 IOSC Oscillator 7-3 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-3 7.4 System Clock Switching 7-7 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_POUTB) 7-7 7.5 Chortol Register (CLG_POUTB) 7-13 PCLK Control Register (CLG_POUTB) </th <th></th> <th></th> <th></th> <th></th>				
6.5 Software Interrupts				
6.6 HALT and SLEEP Mode Cancellation 6-6 6.7 Control Register Details 6-6 Interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Input/Output Pins 7-2 7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-3 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock Sternal Output (FOUTA, FOUTB) 7-8 7.8 Control Register (CLG_SRC) 7-9 Ocick Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTB) 7-13 7.13 PCLK Control Register (CLG_FOUTA) 7-13 7.14 8 I/O Ports (P) 8-13 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8				
6.7 Control Register Details 6-6 Interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-2 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTB Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_PCLK) 7-13 CCLK Control Register (CLG_PCLK) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interrupt			•	
Interrupt Level Setup Register x (ITC_LVx) 6-7 7 Clock Generator (CLG) 7-1 7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-2 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTB) 7-11 FOUTA Control Register (CLG_POUTB) 7-13 PCLK Control Register (CLG_POUTB) 7-13 PCLK Control Register (CLG_POUTB) 7-13 PCLK Control Register (CLG_POUTB) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Da		6.6	HALT and SLEEP Mode Cancellation	6-6
7 Clock Generator (CLG)		6.7		
7.1 CLG Module Overview 7-1 7.2 CLG Input/Output Pins 7-2 7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-2 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTB) 7-10 FOUTB Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-13 CCLK Control Register (CLG_CCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-3 8.4 Pul-up Control 8-3 8.5 Input Interface Level<				
7.2 CLG Input/Output Pins 7-2 7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-2 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-3 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Oscillation Control Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTB) 7-13 PCUTA Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-13 CCLK Control Register (CLG_CCCK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt	7			
7.3 Oscillators 7-2 7.3.1 IOSC Oscillator 7-2 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTA) 7-12 FOUTA Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-11 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 PO-P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7		7.1	CLG Module Overview	7-1
7.3.1 IOSC Oscillator 7-2 7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Clock Source Select Register (CLG_FOUTA) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_FOUTA) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.1 P Module Overview 8-1 8.2 Input/Output 8-2 8.3 Data Input/Output 8-3 8.4 Pull-up Control 8-3 8.5 Input Interrupt 8-4 8.6 PO-P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt <td< th=""><th></th><th>7.2</th><th>CLG Input/Output Pins</th><th>7-2</th></td<>		7.2	CLG Input/Output Pins	7-2
7.3.2 OSC3 Oscillator 7-3 7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTA) 7-12 FOUTA Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 PVOrtinput Data Registers (PX_IN) 8-7		7.3		
7.3.3 OSC1 Oscillator 7-5 7.4 System Clock Switching. 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_POUTA) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0-P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Register (Px_IN) 8-7				
7.4 System Clock Switching 7-5 7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_POUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0-P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
7.5 CPU Core Clock (CCLK) Control 7-7 7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTA) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_PCLK) 7-13 PCLK Control Register (CLG_CCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
7.6 Peripheral Module Clock (PCLK) Control 7-7 7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_FOUTA) 7-10 FOUTA Control Register (CLG_FOUTA) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-2 8.3 Data Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
7.7 Clock External Output (FOUTA, FOUTB) 7-8 7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_FOUTA) 7-13 PCLK Control Register (CLG_CCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
7.8 Control Register Details 7-9 Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
Clock Source Select Register (CLG_SRC) 7-9 Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 PO-P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
Oscillation Control Register (CLG_CTL) 7-10 FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-13 CCLK Control Register (CLG_CCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7		7.8		
FOUTA Control Register (CLG_FOUTA) 7-12 FOUTB Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-13 CCLK Control Register (CLG_CCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
FOUTB Control Register (CLG_FOUTB) 7-13 PCLK Control Register (CLG_PCLK) 7-13 CCLK Control Register (CLG_CCLK) 7-14 8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 PO-P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
PCLK Control Register (CLG_PCLK)			5 (1)	
8 I/O Ports (P) 8-1 8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7			CCLK Control Register (CLG_CCLK)	7-14
8.1 P Module Overview 8-1 8.2 Input/Output Pin Function Selection (Port MUX) 8-2 8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7	8	I/O Poi	rts (P)	8-1
8.2 Input/Output Pin Function Selection (Port MUX)			• •	
8.3 Data Input/Output 8-2 8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0-P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
8.4 Pull-up Control 8-3 8.5 Input Interface Level 8-4 8.6 P0–P3 Port Chattering Filter Function 8-4 8.7 Port Input Interrupt 8-4 8.8 P0 Port Key-Entry Reset 8-5 8.9 Control Register Details 8-6 Px Port Input Data Registers (Px_IN) 8-7				
8.5 Input Interface Level .8-4 8.6 P0–P3 Port Chattering Filter Function .8-4 8.7 Port Input Interrupt .8-4 8.8 P0 Port Key-Entry Reset .8-5 8.9 Control Register Details .8-6 Px Port Input Data Registers (Px_IN) .8-7			• •	
 8.6 P0–P3 Port Chattering Filter Function				
 8.7 Port Input Interrupt				
8.8 P0 Port Key-Entry Reset				
8.9 Control Register Details				
Px Port Input Data Registers (Px_IN)				
		0.9		
Px Port Output Data Registers (Px_OUT)8-7			Px Port Output Data Registers (Px_OUT)	

CONTENTS

Px Port Output Enable Registers (Px_OEN)	
Px Port Pull-up Control Registers (Px_PU)	
Px Port Schmitt Trigger Control Registers (Px_SM)	
Px Port Interrupt Mask Registers (Px_IMSK)	
Px Port Interrupt Edge Select Registers (Px_EDGE)	
Px Port Interrupt Flag Registers (Px_IFLG)	
Px Port Chattering Filter Control Registers (Px_CHAT)	
P0 Port Key-Entry Reset Configuration Register (P0_KRST)	
Px Port Input Enable Registers (Px_IEN)	
P0[3:0] Port Function Select Register (P00_03PMUX) P0[7:4] Port Function Select Register (P04_07PMUX)	
P0[7.4] Port Function Select Register (P10_13PMUX)	
P1[7:4] Port Function Select Register (P14_17PMUX)	
P2[3:0] Port Function Select Register (P20_23PMUX)	
P2[7:4] Port Function Select Register (P24_27PMUX)	
P3[3:0] Port Function Select Register (P30_33PMUX)	
P34 Port Function Select Register (P34PMUX)	
9 16-bit Timers (T16)	
9.1 T16 Module Overview	
9.2 Count Clock	9-2
9.3 Count Mode	9-2
9.4 Reload Data Register and Underflow Cycle	
9.5 Timer Reset	
9.6 Timer RUN/STOP Control	
9.7 T16 Output Signals	9-4
9.8 T16 Interrupts	9-4
9.9 Control Register Details	9-5
T16 Ch.x Count Clock Select Registers (T16_CLKx)	
T16 Ch.x Reload Data Registers (T16_TRx)	
T16 Ch.x Counter Data Registers (T16_TCx)	
T16 Ch.x Control Registers (T16_CTLx)	
T16 Ch.x Interrupt Control Registers (T16_INTx)	
10 16-bit PWM timers (T16A)	
10.1 T16A Module Overview	
10.2 T16A Input/Output Pins	
10.3 Count Clock	
10.4 T16A Operating Modes	
10.4.1 Comparator Mode and Capture Mode	
10.4.2 Repeat Mode and One-Shot Mode	
10.4.3 Normal Channel Mode and Multi-Comparator/Capture Mode	10-6
10.5 Counter Control	10-8
10.5.1 Counter Reset	10-8
10.5.2 Counter RUN/STOP Control	10-8
10.5.3 Reading Counter Values	10-8
10.5.4 Timing Charts	10-9
10.6 Timer Output Control	
10.7 T16A Interrupts	
10.8 Control Register Details	
T16A Clock Control Register Ch.x (T16A_CLKx)	
T16A Counter Ch. <i>x</i> Control Registers (T16A_CTL <i>x</i>) T16A Counter Ch. <i>x</i> Data Registers (T16A_TC <i>x</i>)	
T16A Comparator/Capture Ch.x Control Registers (T16A_CCCTLx)	
T16A Comparator/Capture Ch.x A Data Registers (T16A_CCCAx)	

		T16A Comparator/Capture Ch.x B Data Registers (T16A_CCBx)	
		T16A Comparator/Capture Ch.x Interrupt Enable Registers (T16A_IENx)	
		T16A Comparator/Capture Ch.x Interrupt Flag Registers (T16A_IFLGx)	. 10-20
11	Clock ⁻	Гіmer (СТ)	.11-1
		CT Module Overview	
		Operation Clock	
		Timer Reset	
		Timer RUN/STOP Control	
		CT Interrupts	
		Control Register Details	
	11.0	Clock Timer Control Register (CT_CTL)	
		Clock Timer Counter Register (CT_CNT)	
		Clock Timer Interrupt Mask Register (CT_IMSK)	
		Clock Timer Interrupt Flag Register (CT_IFLG)	. 11-4
12	Stopw	atch Timer (SWT)	.12-1
	-	SWT Module Overview	
		Operation Clock	
		BCD Counters	
		Timer Reset	
		Timer RUN/STOP Control	
		SWT Interrupts	
	12.7	Control Register Details	
		Stopwatch Timer Control Register (SWT_CTL) Stopwatch Timer BCD Counter Register (SWT_BCNT)	
		Stopwatch Timer Interrupt Mask Register (SWT_IMSK)	
		Stopwatch Timer Interrupt Flag Register (SWT_IFLG)	
13	Watch	dog Timer (WDT)	12-1
10		WDT Module Overview	
		Operation Clock	
	13.3	WDT Control 13.3.1 NMI/Reset Mode Selection	
		13.3.2 WDT Run/Stop Control	
		13.3.3 WDT Reset	
		13.3.4 Operations in HALT and SLEEP Modes	
	13.4	Control Register Details	
	10.1	Watchdog Timer Control Register (WDT_CTL)	
		Watchdog Timer Status Register (WDT_ST)	
14	IIART		14-1
17		UART Module Overview	
		UART Input/Output Pins	
		Baud Rate Generator	
		Transfer Data Settings	
		Data Transfer Control	
		Receive Errors	
		UART Interrupts	
	14.8	IrDA Interface	14-9
	14.9	Control Register Details	
		UART Ch.x Status Register (UART_STx)	
		UART Ch.x Transmit Data Register (UART_TXDx)	
		UART Ch.x Receive Data Register (UART_RXDx)	. 14-12

		UART Ch.x Mode Register (UART_MODx)	
		UART Ch.x Control Register (UART_CTLx)	
		UART Ch. <i>x</i> Expansion Register (UART_EXP <i>x</i>) UART Ch. <i>x</i> Baud Rate Register (UART_BR <i>x</i>)	
		UART Ch.x Fine Mode Register (UART_FMDx)	
		UART Ch.x Clock Control Register (UART_CLKx)	
15			
		SPI Module Overview	
	15.2	SPI Input/Output Pins	15-1
	15.3	SPI Clock	15-2
	15.4	Data Transfer Condition Settings	15-2
	15.5	Data Transfer Control	15-3
	15.6	SPI Interrupts	15-5
		Control Register Details	
	10.7	SPI Ch.x Status Register (SPI_STx)	
		SPI Ch.x Transmit Data Register (SPI_TXDx)	
		SPI Ch.x Receive Data Register (SPI_RXDx)	15-7
		SPI Ch.x Control Register (SPI_CTLx)	15-7
16	I ² C Ma	ster (I2CM)	16-1
		I2CM Module Overview	
		I2CM Input/Output Pins	
		Synchronization Clock	
		Settings Before Data Transfer	
		•	
		Data Transfer Control	
		I2CM Interrupts	
	16.7	Control Register Details	
		I ² C Master Enable Register (I2CM_EN)	
		I ² C Master Control Register (I2CM_CTL) I ² C Master Data Register (I2CM_DAT)	
		I ² C Master Interrupt Control Register (I2CM_ICTL)	
47	120 01-		
17		ive (I2CS)	
		I2CS Module Overview	
		I2CS Input/Output Pins	
	17.3	Operation Clock	17-2
	17.4	Initializing I2CS	17-2
		17.4.1 Reset	
		17.4.2 Setting Slave Address	
		17.4.3 Optional Functions	
	17.5	Data Transfer Control	17-3
	17.6	I2CS Interrupts	17-8
	17.7	Control Register Details	17-9
		I ² C Slave Transmit Data Register (I2CS_TRNS)	
		I ² C Slave Receive Data Register (I2CS_RECV)	
		I ² C Slave Address Setup Register (I2CS_SADRS)	
		I ² C Slave Control Register (I2CS_CTL)	
		I ² C Slave Status Register (I2CS_STAT) I ² C Slave Access Status Register (I2CS_ASTAT)	
		I ² C Slave Interrupt Control Register (I2CS_ICTL)	
		······································	
18		note Controller (REMC)	
18	18.1	note Controller (REMC) REMC Module Overview REMC Input/Output Pins	18-1

	18.3	Carrier Generation	.18-1
	18.4	Data Length Counter Clock Settings	.18-2
	18.5	Data Transfer Control	.18-3
	18.6	REMC Interrupts	.18-5
		Control Register Details	
	10.7	REMC Configuration Register (REMC_CFG)	
		REMC Carrier Length Setup Register (REMC_CAR)	
		REMC Length Counter Register (REMC_LCNT)	
		REMC Interrupt Control Register (REMC_INT)	. 18-9
19		river (LCD)	19-1
15		LCD Module Overview	
		LCD Power Supply	
	19.3	LCD Clock	
		19.3.1 LCD Operating Clock (LCLK)	
		19.3.2 Frame Signal	
	19.4	Drive Duty Control	
		19.4.1 Drive Duty Switching	
		19.4.2 Drive Waveform	.19-3
	19.5	Display Memory	.19-7
	19.6	Display Control	19-11
		19.6.1 Display On/Off	19-11
		19.6.2 LCD Contrast Adjustment	19-11
		19.6.3 Inverted Display	
		19.6.4 Gray-Scale Display Control	19-12
	19.7	LCD Interrupt	19-12
	19.8	Control Register Details	19-12
		LCD Clock Select Register (LCD_CLK)	19-12
		LCD Display Control Register (LCD_DCTL)	
		LCD Contrast Adjustment Register (LCD_CADJ)	
		LCD Clock Control Register (LCD_CCTL)	
		LCD Voltage Regulator Control Register (LCD_VREG) LCD Interrupt Mask Register (LCD_IMSK)	
		LCD Interrupt Flag Register (LCD_IFLG)	
20		onverter (ADC10)	
	20.1	ADC10 Module Overview	.20-1
	20.2	ADC10 Input Pins	.20-2
	20.3	A/D Converter Settings	.20-2
		20.3.1 A/D Conversion Clock Setting	.20-2
		20.3.2 Selecting A/D Conversion Start and End Channels	.20-3
		20.3.3 A/D Conversion Mode Setting	.20-3
		20.3.4 Trigger Selection	.20-4
		20.3.5 Sampling Time Setting	.20-4
		20.3.6 Setting Conversion Result Storing Mode	.20-5
	20.4	A/D Conversion Control and Operations	.20-5
		20.4.1 Activating A/D Converter	.20-5
		20.4.2 Starting A/D conversion	
		20.4.3 Reading A/D Conversion Results	.20-6
		20.4.4 Terminating A/D Conversion	
		20.4.5 Timing Charts	.20-6
	20.5	A/D Converter Interrupts	.20-7
	20.6	Control Register Details	.20-8

	A/D Conversion Result Register (ADC10_ADD)	
	A/D Trigger/Channel Select Register (ADC10_TRG)	
	A/D Control/Status Register (ADC10_CTL)	
	A/D Clock Control Register (ADC10_CLK)	
21 F	R/F Converter (RFC)	
	21.1 RFC Module Overview	21-1
	21.2 RFC Input/Output Pins	21-2
	21.3 Operation Clock	
	21.4 Operating Modes	21-3
	21.4.1 Oscillation Mode	
	21.4.2 External Clock Input Mode (Event Counter Mode)	
	21.4.3 Functions for Measuring CR Oscillation Clock Frequency	
	21.5 RFC Counters	
	21.6 Conversion Operations	
	21.6.1 Initial Settings	
	21.6.2 Reference Oscillation Control	
	21.6.3 Sensor Oscillation Control 21.6.4 Forced Termination	
	21.6.5 Conversion Error	
	21.7 RFC Interrupts	
	21.8 Control Register Details	
	RFC Clock Control Register (RFC_CLK)	
	RFC Control Register (RFC_CTL)	
	RFC Oscillation Trigger Register (RFC_TRG)	
	RFC Measurement Counter Low and High Registers (RFC_MCL, RFC_MCH)	
	RFC Time Base Counter Low and High Registers (RFC_TCL, RFC_TCH) RFC Interrupt Mask Register (RFC_IMSK)	
	RFC Interrupt Mask Register (RFC_IMSK)	
22 0	Supply Voltage Detector (SVD)	
22 3	22.1 SVD Module Overview	
	22.2 Operating Clock	
	22.3 Comparison Voltage Setting	
	22.4 SVD Control	
	22.5 SVD Interrupt	
	22.6 Control Register Details	
	SVD Clock Control Register (SVD_CLK) SVD Enable Register (SVD_EN)	
	SVD Comparison Voltage Register (SVD_CMP)	
	SVD Detection Result Register (SVD_RSLT)	
	SVD Interrupt Mask Register (SVD_IMSK)	
	SVD Interrupt Flag Register (SVD_IFLG)	22-6
23 C	Dn-chip Debugger (DBG)	23-1
	23.1 Resource Requirements and Debugging Tools	23-1
	23.2 Debug Break Operation Status	23-1
	23.3 Additional Debugging Function	23-2
	23.4 Control Register Details	23-2
	Debug Mode Control Register 1 (MISC_DMODE1)	
	Debug Mode Control Register 2 (MISC_DMODE2)	
	IRAM Size Select Register (MISC_IRAMSZ) Debug RAM Base Register (DBRAM)	
	Debug Control Register (DCR)	
	Instruction Break Address Register 2 (IBAR2)	

		egister 3 (IBAR3)	
	Instruction Break Address Re	egister 4 (IBAR4)	
24	Multiplier/Divider (COPRO)		
		Mode	
	-		
	C C		
25	Electrical Characteristics		25-1
	25.1 Absolute Maximum Ratings		25-1
	25.2 Recommended Operating C	onditions	25-1
	25.3 Current Consumption		25-2
	25.4 Oscillation Characteristics		25-3
		teristics	
	•	tics	
		ics	
		ics	
	25.13 Flash Memory Characterist	ics	
26	Basic External Connection Diag	gram	26-1
27	Package		27-1
	•		
Ар	pendix A List of I/O Registers		
	0x4100–0x4107, 0x506c	UART (with IrDA) Ch.0	
	0x4200–0x4208 0x4220–0x4228	16-bit Timer Ch.0 16-bit Timer Ch.1	
	0x4220-0x4228	16-bit Timer Ch.2	
	0x4260-0x4268	16-bit Timer Ch.3	
	0x4200 0x4200 0x4306–0x431c	Interrupt Controller	
	0x4320–0x4326	SPI Ch.0	
	0x4340–0x4346	l ² C Master	
	0x4360-0x436c	I ² C Slave	
	0x5000-0x5003	Clock Timer	
	0x5020-0x5023	Stopwatch Timer	AP-A-10
	0x5040-0x5041	Watchdog Timer	AP-A-10
	0x5060–0x5081	Clock Generator	AP-A-10
	0x5063, 0x50a0–0x50a6	LCD Driver	
	0x5066, 0x5100–0x5104	SVD Circuit	
	0x5120	Power Generator	
	0x5200-0x52a7	P Port & Port MUX	
	0x4020, 0x5320–0x532c	MISC Registers	
	0x5340-0x5346	IR Remote Controller	
	0x5380-0x5386	A/D Converter	
	0x5067, 0x53a0–0x53ae	R/F Converter	
	0x5068, 0x5400–0x540c	16-bit PWM Timer Ch.0 16-bit PWM Timer Ch.1	
	0x5069, 0x5420–0x542c		

CONTENTS

0x506a, 0x5440–0x544c	16-bit PWM Timer Ch.2	AP-A-25			
0x506b, 0x5460–0x546c	16-bit PWM Timer Ch.3	AP-A-26			
0xffff84–0xffffd0	S1C17 Core I/O	AP-A-27			
Appendix B Power Saving AP-B-1					
B.1 Clock Control Power Saving		AP-B-1			
B.2 Reducing Power Consumption	AP-B-3				
Appendix C Mounting Precautions	AP-C-1				
Appendix D Initialization Routine .		AP-D-1			
Appendix E Recommended Reson	ators	AP-E-1			
Revision History					

1 Overview

The S1C17711 is a 16-bit MCU featuring high-speed low-power operations, compact dimensions, wide address space, and on-chip ICE. Based on an S1C17 CPU core, this product consists of 64K bytes of Flash memory, 4K bytes of RAM, serial interface modules supporting sensors such as UART to support high-bit rate and IrDA1.0, SPI, and I²C, various timers, 29 general input/output ports, maximum 56 segment × 24 common LCD driver and a power supply voltage booster circuit, A/D converter, R/F converter, supply voltage detector, and 32 kHz and maximum 8.2 MHz oscillator circuits.

It allows 8.2 MHz high-speed operation at a minimum of 1.8 V operating voltage, and executes a basic instruction in one clock cycle with 16-bit RISC processing. The S1C17711 also includes a coprocessor supporting multiplication, division, and MAC (multiply and accumulation) operations.

The on-chip ICE function allows onboard Flash programming/erasing, program debugging, and evaluations using the ICDmini (S5U1C17001H) that can be connected with three signal wires.

The S1C17711 is ideal for applications, such as remote controllers, health care products, and sports watches, that must be driven with battery power and require sensor interfaces and a high-definition LCD display.

1.1 Features

The main features of the S1C17711 are listed below.

CPU	 Seiko Epson original 16-bit RISC CPU co Multiplier/Divider (COPRO) 16-bit × 16-bit multiplier 16-bit × 16-bit + 32-bit multiply and acc 16-bit ÷ 16-bit divider 	
On-chip Flash memory	 64K bytes (for both instructions and data) 1,000 erase/program cycles (min.) Read/program protection function Allows on-board programming using a de (S5U1C17001H) and self-programming b 	bugging tool such as ICDmini
On-chip RAM	• 4K bytes	
On-chip display RAM	• 384 bytes	
Clock generator	 Three types of built-in oscillators (system IOSC oscillator circuit 2.7 MHz (typ.) OSC3 oscillator circuit 8.2 MHz (max, Supports an ext OSC1 oscillator circuit 32.768 kHz (typ) Core clock frequency control Peripheral module clock supply control IOSC control for quick-restart processing) crystal or ceramic oscillator circuit ernal clock input p.) crystal oscillator circuit
I/O ports	• Max. 29 general-purpose I/O ports (Pins a	are shared with the peripheral I/O.)
Serial interfaces	 SPI I²C master (I2CM) I²C slave (I2CS) UART (115200 bps, IrDA 1.0) IR remote controller (REMC) 	1 channel 1 channel 1 channel 1 channel 1 channel
Timers	 16-bit timer (T16) 16-bit PWM timer (T16A) Clock timer (CT) Stopwatch timer (SWT) Watchdog timer (WDT) 	4 channels 4 channels 1 channel 1 channel 1 channel

1 OVERVIEW

LCD driver	 56 SEG × 24 COM (1/4 bias) 64 SEG × 16 COM (1/4 bias) 64 SEG × 8 COM (1/4 bias) Built-in voltage booster
A/D converter	Successive approximation typeEight analog input channels (max.)10-bit resolution
R/F converter	 Two channels, CR oscillation type 24-bit counter Supports DC-bias resistive/capacitive sensors and AC-bias resistive sensors. Supports external input for counting pulses.
Supply voltage detector (SVE	• 15 programmable detection levels (1.8 V to 3.2 V)
Interrupts	 Reset NMI 23 programmable interrupts (eight levels)
Power supply voltage	 1.8 V to 3.6 V (for normal operation) 2.7 V to 3.6 V (for Flash erasing/programming) Built-in voltage regulator (two operating voltages switchable)
Operating temperature	• -25°C to 70°C
Current consumption	 SLEEP state: 1.0 μA typ. (OSC1: Off, IOSC: Off, OSC3: Off) HALT state: 2.0 μA typ. (OSC1: 32 kHz, IOSC: Off, OSC3: Off, PCLK: Off, LCD: Off) 9.0 μA typ. (OSC1: 32 kHz, IOSC: Off, OSC3: Off, PCLK: Off, LCD On (all on, maximum contrast, Vc2 reference))
	 Run state: 12 μA typ. (OSC1: 32 kHz, IOSC: Off, OSC3: Off, PCLK: On, LCD: Off) 400 μA typ. (OSC1: Off, IOSC: Off, OSC3: 1 MHz ceramic, PCLK: On, LCD: On (all on, maximum contrast, Vc2 reference voltage))
Shipping form	 TQFP15-128pin package (14 mm × 14 mm, lead pitch: 0.4 mm) VFBGA10H-144 package (10 mm × 10 mm, ball pitch: 0.8 mm)

• Die form (pad pitch: 90 µm)

1.2 Block Diagram



Figure 1.2.1 Block Diagram

1.3 Pins



1.3.1 Pin Configuration Diagram (TQFP15-128pin)

Figure 1.3.1.1 Pin Configuration Diagram (TQFP15-128pin)

1.3.2 Ball Configuration Diagram (VFBGA10H-144)





1.3.3 Pad Configuration Diagram (Chip)

Chip thickness 400 µm



Table 1.3.3.1 Pad Coordinates

No.	Pad name	X (mm)	Y (mm)	No.	Pad name	X (mm)	Y (mm)
1	SEG17	-1.447	-1.824	67	VDD	1.450	1.824
2	SEG18	-1.347	-1.824	68	OSC1	1.360	1.824
3	SEG19	-1.257	-1.824	69	OSC2	1.270	1.824
4	SEG20	-1.167	-1.824	70	Vss	1.180	1.824
5	SEG21 SEG22	-1.077 -0.987	-1.824 -1.824	71	VD1 P33/OSC3/EXOSC3	1.090	1.824 1.824
7	SEG22 SEG23	-0.987	-1.824	72	P34/OSC4	0.910	1.824
8	SEG24	-0.807	-1.824	73	#RESET	0.620	1.824
9	SEG25	-0.717	-1.824	75	P00(EXCL0)/RFCLKO/REMI	0.530	1.824
10	SEG26	-0.627	-1.824	76	P01(EXCL1)/LFRO/REMO	0.440	1.824
11	SEG27	-0.537	-1.824	77	P02/SIN0/TOUT0/CAP0	0.350	1.824
12	SEG28	-0.447	-1.824	78	P03/SOUT0/TOUT1/CAP1	0.260	1.824
13	SEG29	-0.357	-1.824	79	P04/SDI0/TOUT2/CAP2	0.170	1.824
14	SEG30	-0.267	-1.824	80	P05/SDO0/TOUT3/CAP3	0.080	1.824
15 16	SEG31 SEG32	-0.177 -0.087	-1.824 -1.824	81 82	P06/SENB0/SPICLK0 P07/SENA0/#SPISS0	-0.010	1.824 1.824
17	SEG32	0.003	-1.824	83	P10/REF0/TOUT4/CAP4	-0.190	1.824
18	SEG34	0.003	-1.824	84	P11/RFIN0/TOUT5/CAP5	-0.280	1.824
19	SEG35	0.183	-1.824	85	Vss	-0.370	1.824
20	SEG36	0.273	-1.824	86	P12/RFIN1	-0.460	1.824
21	SEG37	0.363	-1.824	87	P13/REF1	-0.550	1.824
22	SEG38	0.453	-1.824	88	P14/SENA1	-0.640	1.824
23	SEG39	0.543	-1.824	89	P15/SENB1	-0.730	1.824
24	SEG40	0.633	-1.824	90	P16/SCLK0/#ADTRG	-0.820	1.824
25 26	SEG41 SEG42	0.723	-1.824 -1.824	91 92	P17/SCL1/SCL0 P20/SDA1/SDA0	-0.910	1.824 1.824
20	SEG42 SEG43	0.813	-1.824	92	P20/SDA1/SDA0 P21/AIN7/#BFR	-1.000	1.824
28	SEG44	0.993	-1.824	94	P22(EXCL2)/AIN6/SCL0	-1.180	1.824
29	SEG45	1.083	-1.824	95	P23(EXCL3)/AIN5/SDA0	-1.270	1.824
30	SEG46	1.173	-1.824	96	P24/AIN4/FOUTA	-1.360	1.824
31	SEG47	1.263	-1.824	97	AVDD	-1.450	1.824
32	SEG48	1.363	-1.824	98	VDD	-1.540	1.824
33	SEG49	1.840	-1.684	99	P25/AIN3/FOUTB	-1.840	1.529
34	SEG50	1.840	-1.584			-1.840	1.439
35 36	SEG51 SEG52	1.840 1.840	-1.484 -1.384		P27/AIN1/TOUT7/CAP7 P30/AIN0	-1.840 -1.840	1.349 1.259
30	SEG52	1.840	-1.364		DSIO/P31	-1.840	1.169
38	SEG54	1.840	-1.184	100		-1.840	1.079
39	SEG55	1.840	-1.084	105	DCLK	-1.840	0.989
40	COM23/SEG56	1.840	-0.994	106	СОМО	-1.840	0.785
41	COM22/SEG57	1.840	-0.904	107	COM1	-1.840	0.695
42	COM21/SEG58	1.840	-0.804	108	COM2	-1.840	0.605
43	COM20/SEG59	1.840	-0.704		COM3	-1.840	0.515
44	COM19/SEG60	1.840	-0.604	110	COM4 COM5	-1.840	0.425
45	COM18/SEG61 COM17/SEG62	1.840 1.840	-0.514 -0.424		COM6	-1.840 -1.840	0.335 0.245
40	COM16/SEG63	1.840	-0.424		COM7	-1.840	
48	COM15	1.840	-0.244		TEST1	-1.840	0.065
49	COM14	1.840	-0.154		SEG0	-1.840	-0.025
50	COM13	1.840	-0.064		SEG1	-1.840	-0.115
51	COM12	1.840	0.026		SEG2	-1.840	-0.205
52	COM11	1.840	0.116		SEG3	-1.840	-0.295
53	COM10	1.840	0.206		SEG4	-1.840	-0.385
54 55	COM9 COM8	1.840 1.840	0.296		SEG5 SEG6	-1.840 -1.840	-0.475 -0.565
56	TEST3	1.840	0.586		SEG0	-1.840	-0.565
57	TEST2	1.840	0.676		SEG8	-1.840	-0.755
58	CE	1.840	0.766		SEG9	-1.840	-0.855
59	CD	1.840	0.856	125	SEG10	-1.840	-0.955
60	сс	1.840	0.946		SEG11	-1.840	-1.055
61	СВ	1.840	1.036		SEG12	-1.840	-1.155
62	CA	1.840	1.126		SEG13	-1.840	-1.255
63 64	Vc4 Vc3	1.840 1.840	1.216		SEG14 SEG15	-1.840 -1.840	-1.355
64 65	VC3 VC2	1.840	1.306 1.396		SEG15 SEG16	-1.840	-1.455 -1.555
66	Vc1	1.840	1.486		1024.0	1.040	1.000
	I						

1.3.4 Pin Descriptions

Note: The pin names described in boldface type are default settings.

Pad/Pin/Ball No.						in Descriptions
Chip	TQFP	VFBGA	Name	I/O	Default status	Function
1–39	1–39	*1	SEG17-SEG55	0	O (L)	LCD segment output pins
40-47	40-47	*2	COM23-COM16	0	0 (L)	LCD common output pins
		-	SEG56-SEG63	Ĩ	0 (1)	LCD segment output pins
48–55	48–55	*2	COM15-COM8	0	O (L)	LCD common output pins
56	_	 L8	TEST3	-	_	Test pin (Leave the pin open during normal operation.)
57	_	K8	TEST2	-	_	Test pin (Leave the pin open during normal operation.)
58	56	J8	CE	-	-	LCD voltage-boost capacitor connect pin
59	57	J9	CD	-	_	LCD voltage-boost capacitor connect pin
60	58	K9	cc	-	-	LCD voltage-boost capacitor connect pin
61	59	L9	СВ	-	-	LCD voltage-boost capacitor connect pin
62	60	M9	CA	-	-	LCD voltage-boost capacitor connect pin
63	61	L10	Vc4	-	-	LCD drive voltage output pin
64	62	M10	Vc3	-	-	LCD drive voltage output pin
65	63	M11	Vc2	-	-	LCD drive voltage output pin
66	64	L11	Vc1	-	-	LCD drive voltage output pin
67	65	*3	VDD	-	-	Power supply pin (+)
68	66	L12	OSC1		1	OSC1 (32 kHz typ.) oscillator input pin
69	67	K11	OSC2	0	0	OSC1 (32 kHz typ.) oscillator output pin
70	68	*4	Vss	-	-	Power supply pin (-)
71	69	K12	VD1	-	-	Internal logic and oscillation system voltage regulator output pin
72	70	J12	P33	I/O	I (Pull-up)	I/O port pin with interrupt input function *5
			OSC3	1		OSC3 (8.2 MHz max.) oscillator input pin *5
			EXOSC3	1		OSC3 external clock input pin *5
73	71	J11	P34	I/O	I (Pull-up)	I/O port pin with interrupt input function *5
			OSC4	0		OSC3 (8.2 MHz max.) oscillator output pin *5
74	72	H11	#RESET	1	I (Pull-up)	Initial reset input pin
75	73	H12	P00 (EXCL0)	I/O	I (Pull-up)	I/O port pin with interrupt input function
					,	(T16A Ch.0 external clock input pin)
			RFCLKO	0		R/F clock monitor output pin
			REMI	I		REMC input pin
76	74	H10	P01 (EXCL1)	I/O	I (Pull-up)	I/O port pin with interrupt input function
						(T16A Ch.1 external clock input pin)
			LFRO	0		LCD frame signal output pin
			REMO	0		REMC output pin
77	75	G12	P02	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SIN0	Ι		UART Ch.0 data input pin
			ΤΟυτο	0		T16A Ch.0 TOUT A signal output pin
			CAP0	Ι		T16A Ch.0 capture A trigger signal input pin
78	76	H9	P03	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SOUTO	0		UART Ch.0 data output pin
			TOUT1	0		T16A Ch.0 TOUT B signal output pin
			CAP1	1		T16A Ch.0 capture B trigger signal input pin
79	77	G10	P04	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SDI0	1		SPI Ch.0 data input pin
			TOUT2	0		T16A Ch.1 TOUT A signal output pin
			CAP2	1		T16A Ch.1 capture A trigger signal input pin
80	78	G9	P05	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SDO0	0		SPI Ch.0 data output pin
			ТОИТЗ	0		T16A Ch.1 TOUT B signal output pin
			CAP3	1		T16A Ch.1 capture B trigger signal input pin
81	79	G11	P06	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SENB0	I/O		R/F converter Ch.0 sensor B oscillation control pin
			SPICLK0	I/O		SPI Ch.0 clock input/output pin
82	80	F9	P07	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SENA0	I/O		R/F converter Ch.0 sensor A oscillation control pin
			#SPISS0	1		SPI Ch.0 slave select signal input pin

Tahle	1341	Pin Descriptions
lable	1.0.4.1	FILL Descriptions

Chip	d/Pin/Ball TQFP	NO.	Name	I/O	Default status	Function
83	81	F12	P10	1/0	I (Pull-up)	I/O port pin with interrupt input function
00	01		REF0	1/0		R/F converter Ch.0 reference oscillation control pin
			TOUT4	0		T16A Ch.2 TOUT A signal output pin
			CAP4			T16A Ch.2 capture A trigger signal input pin
84	82	F11	P11	1/0	I (Pull-up)	I/O port pin with interrupt input function
04	02	1 1 1	RFINO	1/0	i (Full-up)	R/F converter Ch.0 RFCLK input and oscillation control pin
			TOUT5	0		T16A Ch.2 TOUT B signal output pin
			CAP5	-		
05	00	*4				T16A Ch.2 capture B trigger signal input pin
85	83		Vss	-		Power supply pin (-)
86	84	E10	P12	1/0	I (Pull-up)	I/O port pin with interrupt input function
			RFIN1	1/0		R/F converter Ch.1 RFCLK input and oscillation control pin
87	85	E11	P13	I/O	I (Pull-up)	I/O port pin with interrupt input function
			REF1	I/O		R/F converter Ch.1 reference oscillation control pin
88	86	E12	P14	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SENA1	I/O		R/F converter Ch.1 sensor A oscillation control pin
89	87	D12	P15	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SENB1	I/O		R/F converter Ch.1 sensor B oscillation control pin
90	88	E9	P16	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SCLK0	Ι		UART Ch.0 external clock input pin
			#ADTRG	Ι		A/D converter external trigger input pin
91	89	D11	P17	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SCL1	I/O		I ² C slave SCL input/output pin
			SCL0	I/O		I ² C master SCL input/output pin
92	90	C12	P20	I/O	I (Pull-up)	I/O port pin with interrupt input function
			SDA1	I/O	. (I ² C slave data input/output pin
			SDA0	1/0		I ² C master data input/output pin
93	91	D10	P21	1/0	I (Pull-up)	I/O port pin with interrupt input function
95	31	DIU	AIN7	1/0	i (Full-up)	A/D converter Ch.7 analog signal input pin
				_		0 0 1
~ /		0/0	#BFR			I ² C slave bus free request input pin
94	92	C10	P22 (EXCL2)	I/O	I (Pull-up)	I/O port pin with interrupt input function
			44946	<u> </u>		(T16A Ch.2 external clock input pin)
			AIN6	1		A/D converter Ch.6 analog signal input pin
			SCL0	I/O		I ² C master SCL input/output pin
95	93	C11	P23 (EXCL3)	I/O	I (Pull-up)	I/O port pin with interrupt input function
						(T16A Ch.3 external clock input pin)
			AIN5			A/D converter Ch.5 analog signal input pin
			SDA0	I/O		I ² C master data input/output pin
96	94	B12	P24	I/O	I (Pull-up)	I/O port pin with interrupt input function
			AIN4	1		A/D converter Ch.4 analog signal input pin
			FOUTA	0		Clock output pin
97	95	B11	AVDD	-	-	Analog power supply pin (+)
98	96	*3	VDD	-	-	Power supply pin (+)
99	97	A11	P25	I/O	I (Pull-up)	I/O port pin with interrupt input function
-			AIN3	1	、· ~r-/	A/D converter Ch.3 analog signal input pin
			FOUTB	0		Clock output pin
100	98	B10	P26	1/0	I (Pull-up)	I/O port pin with interrupt input function
100	30	010	AIN2	1/0	i (i uii-up)	A/D converter Ch.2 analog signal input pin
				0		T16A Ch.3 TOUT A signal output pin
			TOUT6	- 0		
10.	0.0		CAP6		L (D	T16A Ch.3 capture A trigger signal input pin
101	99	A10	P27	1/O	I (Pull-up)	I/O port pin with interrupt input function
			AIN1			A/D converter Ch.1 analog signal input pin
			TOUT7	0		T16A Ch.3 TOUT B signal output pin
			CAP7	1		T16A Ch.3 capture B trigger signal input pin
102	100	C9	P30	I/O	I (Pull-up)	I/O port pin with interrupt input function
			AIN0	I		A/D converter Ch.0 analog signal input pin
103	101	B9	DSIO	I/O	I (Pull-up)	On-chip debugger data input/output pin
			P31	I/O	,	I/O port pin with interrupt input function
	102	A9	DST2	0	O (L)	On-chip debugger status output pin
104			P32	1/0	~ (-)	I/O port pin with interrupt input function
104						
	102	60	DCLK		О (Н) ∻е	On-chip debugger clock output pip
105	103	C8		0	O (H) *6	On-chip debugger clock output pin
105	103 104–111 –	C8 *2 A6	DCLK COM0–COM7 TEST1	0	O (H) *6 O (L) –	On-chip debugger clock output pin LCD common output pins Test pin (Leave the pin open during normal operation.)

1 OVERVIEW

*1: SEG0-SEG55 ball No.

SEG No.	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Ball No.	B6	C6	D6	E6	A5	B5	C5	A4	E5	C4	B4	A3	D4	B3	A2	C3
SEG No.	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31
Ball No.	B2	A1	B1	C2	C1	D3	D2	D1	E4	E2	E1	F3	F2	F1	F4	F5
SEG No.	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47
Ball No.	G2	G3	G4	G5	H1	H5	H4	H3	H2	J3	J2	J4	K1	K3	K2	L1
SEG No.	48	49	50	51	52	53	54	55								
Ball No.	L2	M2	L3	M3	K4	L4	M4	J5								

*2: COM0-COM23 ball No.

COM No.	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Ball No.	A8	B8	C7	B7	A7	D7	E7	F7	M8	G7	F6	G6	L7	M7	K7	J7
COM No.	16	17	18	19	20	21	22	23								
Ball No.	M6	L6	K6	J6	H6	M5	L5	K5								

*3: VDD ball No.

F8, M12

*4: Vss ball No.
 A12, F10, H7, J10

*5: The P33 and P34 pins must be configured to a combination shown below.

Combination	P33 pin	P34 pin
1	P33 I/O port pin	P34 I/O port pin
2	OSC3 input pin	OSC4 output pin
3	EXOSC3 clock input pin	P34 I/O port pin

*6: The DCLK pin is initialized as an output pin and it outputs L while the #RESET pin is 0 (reset state). When the #RESET pin is set to 1 (reset canceled), the DCLK pin outputs H.

2 CPU

The S1C17711 contains the S1C17 Core as its core processor.

The S1C17 Core is a Seiko Epson original 16-bit RISC-type processor.

It features low power consumption, high-speed operation, large address space, main instructions executable in one clock cycle, and a small sized design. The S1C17 Core is suitable for embedded applications such as controllers and sequencers for which an eight-bit CPU is commonly used.

For details of the S1C17 Core, refer to the "S1C17 Family S1C17 Core Manual."

2.1 Features of the S1C17 Core

Processor type

- Seiko Epson original 16-bit RISC processor
- 0.35-0.15 µm low power CMOS process technology

Instruction set

- Code length: 16-bit fixed length
- Number of instructions: 111 basic instructions (184 including variations)
- Execution cycle: Main instructions executed in one cycle
- Extended immediate instructions: Immediate extended up to 24 bits
- · Compact and fast instruction set optimized for development in C language

Register set

- · Eight 24-bit general-purpose registers
- · Two 24-bit special registers
- · One 8-bit special register

Memory space and bus

- Up to 16M bytes of memory space (24-bit address)
- Harvard architecture using separated instruction bus (16 bits) and data bus (32 bits)

Interrupts

- Reset, NMI, and 32 external interrupts supported
- Address misaligned interrupt
- Debug interrupt
- · Direct branching from vector table to interrupt handler routine
- Programmable software interrupts with a vector number specified (all vector numbers specifiable)

Power saving

- HALT (halt instruction)
- SLEEP (slp instruction)

Coprocessor interface

- 16-bit × 16-bit multiplier
- 16-bit ÷ 16-bit divider
- 16-bit × 16-bit + 32-bit multiply and accumulation unit

2.2 CPU Registers

The S1C17 Core contains eight general-purpose registers and three special registers.



General-purpose registers

bi	t 23 bit 0
7 [R7
6 [R6
5	R5
4	R4
3	R3
2 [R2
1 [R1
0 [R0



7

6

(

2.3 Instruction Set

The S1C17 Core instruction codes are all fixed to 16 bits in length which, combined with pipelined processing, allows most important instructions to be executed in one cycle. For details, refer to the "S1C17 Family S1C17 Core Manual."

Classification		Mnemonic	Function
Data transfer	ld.b	%rd,%rs	General-purpose register (byte) \rightarrow general-purpose register (sign-extended)
		%rd,[%rb]	Memory (byte) \rightarrow general-purpose register (sign-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) \rightarrow general-purpose register (sign-extended)
		%rd,[imm7]	Memory (byte) \rightarrow general-purpose register (sign-extended)
		[%rb],%rs	General-purpose register (byte) \rightarrow memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (byte) \rightarrow stack
		[imm7],%rs	General-purpose register (byte) \rightarrow memory
	ld.ub	%rd,%rs	General-purpose register (byte) \rightarrow general-purpose register (zero-extended)
		%rd,[%rb]	Memory (byte) \rightarrow general-purpose register (zero-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) \rightarrow general-purpose register (zero-extended)
		%rd,[imm7]	Memory (byte) \rightarrow general-purpose register (zero-extended)
	1d	%rd,%rs	General-purpose register (16 bits) \rightarrow general-purpose register
		%rd,sign7	Immediate \rightarrow general-purpose register (sign-extended)
		%rd,[%rb]	Memory (16 bits) \rightarrow general-purpose register
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (16 bits) \rightarrow general-purpose register
		%rd,[imm7]	Memory (16 bits) \rightarrow general-purpose register
		[%rb],%rs	General-purpose register (16 bits) \rightarrow memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (16 bits) \rightarrow stack
		[imm7],%rs	General-purpose register (16 bits) \rightarrow memory
	ld.a	%rd,%rs	General-purpose register (24 bits) \rightarrow general-purpose register
		%rd,imm7	Immediate \rightarrow general-purpose register (zero-extended)

Table 2.3.1 List of S1C17 Core Instructions

Classification		Inemonic	Function
Data transfer	ld.a	%rd, [%rb]	Memory (32 bits) \rightarrow general-purpose register (*1)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		<pre>%rd, [%sp+imm7]</pre>	Stack (32 bits) \rightarrow general-purpose register (*1)
		%rd,[imm7]	Memory (32 bits) \rightarrow general-purpose register (*1)
		[%rb],%rs	General-purpose register (32 bits, zero-extended) \rightarrow memory (*1)
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (32 bits, zero-extended) \rightarrow stack (*1)
		[imm7],%rs	General-purpose register (32 bits, zero-extended) \rightarrow memory (*1)
		%rd,%sp	$SP \rightarrow general-purpose register$
		%rd,%pc	$PC \rightarrow general-purpose register$
		%rd,[%sp]	Stack (32 bits) \rightarrow general-purpose register (*1)
		%rd,[%sp]+	Stack pointer post-increment, post-decrement, and pre-decrement functions
		%rd,[%sp]-	can be used.
		%rd,-[%sp]	
		[%sp],% <i>rs</i>	General-purpose register (32 bits, zero-extended) \rightarrow stack (*1)
		[%sp]+,%rs	Stack pointer post-increment, post-decrement, and pre-decrement functions
		[%sp]-,%rs	can be used.
		-[%sp],%rs	1
		%sp,%rs	General-purpose register (24 bits) \rightarrow SP
		%sp,imm7	Immediate \rightarrow SP
nteger arithmetic	add	%rd,%rs	16-bit addition between general-purpose registers
operation	add/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	add/nc		
	add	%rd,imm7	16-bit addition of general-purpose register and immediate
	add.a	%rd, %rs	24-bit addition between general-purpose registers
	add.a/c	010,010	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	add.a/nc	-	
	add.a	%sp,%rs	24-bit addition of SP and general-purpose register
	auu.a	%rd,imm7	24-bit addition of general-purpose register and immediate
		%sp,imm7	24-bit addition of SP and immediate
	adc	%sp, 11007 %rd, %rs	
	adc/c	51U, 515	16-bit addition with carry between general-purpose registers
			Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	adc/nc	0.1.1.1	
	adc	%rd,imm7	16-bit addition of general-purpose register and immediate with carry
	sub	%rd,%rs	16-bit subtraction between general-purpose registers
	sub/c	-	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	sub/nc		
	sub	%rd,imm7	16-bit subtraction of general-purpose register and immediate
	sub.a	%rd,%rs	24-bit subtraction between general-purpose registers
	sub.a/c	_	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	sub.a/nc		
	sub.a	%sp,% <i>rs</i>	24-bit subtraction of SP and general-purpose register
		%rd,imm7	24-bit subtraction of general-purpose register and immediate
		%sp, <i>imm7</i>	24-bit subtraction of SP and immediate
	sbc	%rd,%rs	16-bit subtraction with carry between general-purpose registers
	sbc/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	sbc/nc		
	sbc	%rd,imm7	16-bit subtraction of general-purpose register and immediate with carry
	cmp	%rd,%rs	16-bit comparison between general-purpose registers
	cmp/c	-	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	cmp/nc		
	cmp	%rd,sign7	16-bit comparison of general-purpose register and immediate
	cmp.a	%rd, %rs	24-bit comparison between general-purpose register and minieulate
	cmp.a/c	1	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
		-	Supports conditional execution (i.e. executed if $C = 1$, /nc: executed if $C = 0$).
	cmp.a/nc	9	
	cmp.a	%rd,imm7	24-bit comparison of general-purpose register and immediate
	CMC	%rd,%rs	16-bit comparison with carry between general-purpose registers
	cmc/c	-	Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).
	cmc/nc		
	CMC	%rd,sign7	16-bit comparison of general-purpose register and immediate with carry

Classification		Mnemonic	Function						
Logical operation	and	%rd,%rs	Logical AND between general-purpose registers						
	and/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).						
	and/nc								
	and	%rd,sign7	Logical AND of general-purpose register and immediate						
	or	%rd,%rs	Logical OR between general-purpose registers						
	or/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).						
	or/nc								
	or	%rd,sign7	Logical OR of general-purpose register and immediate						
	xor	%rd,%rs	Exclusive OR between general-purpose registers						
	xor/c		Supports conditional execution (/c: executed if $C = 1$, /nc: executed if $C = 0$).						
	xor/nc								
	xor	%rd,sign7	Exclusive OR of general-purpose register and immediate						
	not	%rd,%rs	Logical inversion between general-purpose registers (1's complement)						
	not/c		Supports conditional execution (/c: executed if C = 1, /nc: executed if C = 0).						
	not/nc								
	not	%rd,sign7	Logical inversion of general-purpose register and immediate (1's complement						
Shift and swap	sr	%rd,%rs	Logical shift to the right with the number of bits specified by the register						
		%rd,imm7	Logical shift to the right with the number of bits specified by immediate						
	sa	%rd,%rs	Arithmetic shift to the right with the number of bits specified by the register						
		%rd,imm7	Arithmetic shift to the right with the number of bits specified by immediate						
	sl	%rd,%rs	Logical shift to the left with the number of bits specified by the register						
		%rd,imm7	Logical shift to the left with the number of bits specified by immediate						
	swap	%rd,%rs	Bytewise swap on byte boundary in 16 bits						
mmediate extension	ext	imm13	Extend operand in the following instruction						
Conversion	cv.ab	%rd,%rs	Converts signed 8-bit data into 24 bits						
	cv.as	%rd,%rs	Converts signed 16-bit data into 24 bits						
	cv.al	%rd,%rs	Converts 32-bit data into 24 bits						
	cv.la	%rd,%rs	Converts 24-bit data into 32 bits						
	cv.ls	%rd,%rs	Converts 16-bit data into 32 bits						
Branch	jpr	sign10	PC relative jump						
branon	jpr.d	8rb	Delayed branching possible						
	jpa	imm7	Absolute jump						
	jpa.d	%rb	Delayed branching possible						
	jpa.a jrgt	sign7	PC relative conditional jump Branch condition: !Z & !(N ^ V)						
	jrgt.d	Signi							
	jrge.u	sign7	Delayed branching possible PC relative conditional jump Branch condition: !(N ^ V)						
		Signi							
	jrge.d		Delayed branching possible						
	jrlt	sign7	PC relative conditional jump Branch condition: N ^ V						
	jrlt.d		Delayed branching possible						
	jrle	sign7	PC relative conditional jump Branch condition: Z N ^ V						
	jrle.d		Delayed branching possible						
	jrugt	sign7	PC relative conditional jump Branch condition: !Z & !C						
	jrugt.d		Delayed branching possible						
	jruge	sign7	PC relative conditional jump Branch condition: !C						
	jruge.d	-	Delayed branching possible						
	jrult	sign7	PC relative conditional jump Branch condition: C						
	jrult.d		Delayed branching possible						
	jrule	sign7	PC relative conditional jump Branch condition: Z C						
	jrule.d		Delayed branching possible						
	jreq	sign7	PC relative conditional jump Branch condition: Z						
	jreq.d		Delayed branching possible						
	jrne	sign7	PC relative conditional jump Branch condition: IZ						
	jrne.d		Delayed branching possible						
	call	sign10	PC relative subroutine call						
	call.d	%rb	Delayed call possible						
	calla	imm7	Absolute subroutine call						
	calla.d	%rb	Delayed call possible						
	ret	01.0	Return from subroutine						
	ret.d	і Г	Delayed return possible						
	int	imm5	Software interrupt						
	intl	imm5,imm3	Software interrupt with interrupt level setting						
	reti		Return from interrupt handling						
	reti.d		Delayed call possible						
	brk		Debug interrupt						

Classification	Ν	Inemonic	Function
Branch	retd		Return from debug processing
System control	nop		No operation
	halt		HALT mode
	slp		SLEEP mode
	ei		Enable interrupts
	di		Disable interrupts
Coprocessor control	ld.cw	%rd,%rs	Transfer data to coprocessor
		%rd,imm7	
	ld.ca	%rd,%rs	Transfer data to coprocessor and get results and flag statuses
		%rd,imm7	
	ld.cf	%rd,%rs	Transfer data to coprocessor and get flag statuses
		%rd,imm7	

*1 The ld.a instruction accesses memories in 32-bit length. During data transfer from a register to a memory, the 32-bit data in which the eight high-order bits are set to 0 is written to the memory. During reading from a memory, the eight high-order bits of the read data are ignored.

The symbols in the above table each have the meanings specified below.

Symbol	Description
%rs	General-purpose register, source
%rd	General-purpose register, destination
[%rb]	Memory addressed by general-purpose register
[%rb]+	Memory addressed by general-purpose register with address post-incremented
[%rb]-	Memory addressed by general-purpose register with address post-decremented
-[%rb]	Memory addressed by general-purpose register with address pre-decremented
%sp	Stack pointer
[%sp],[%sp+ <i>imm</i> 7]	Stack
[%sp]+	Stack with address post-incremented
[%sp]-	Stack with address post-decremented
-[%sp]	Stack with address pre-decremented
imm3,imm5,imm7,imm13	Unsigned immediate (numerals indicating bit length)
sign7,sign10	Signed immediate (numerals indicating bit length)

Table 2.3.2	Symbol	Meanings
-------------	--------	----------

2.4 Reading PSR

The S1C17711 includes the MISC_PSR register for reading the contents of the PSR (Processor Status Register) in the S1C17 Core. Reading the contents of this register makes it possible to check the contents of the PSR using the application software. Note that data cannot be written to the PSR.

PSR Register (MISC_PSR)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
PSR Register	0x532c	D15–8	-	reserved	_		-	-	0 when being read.		
(MISC_PSR)	(16 bits)	D7–5	PSRIL[2:0]	PSR interrupt level (IL) bits		0x0 t	o 0x	7	0x0	R	
		D4	PSRIE	PSR interrupt enable (IE) bit	1	1 (enable)	0	0 (disable)	0	R	
		D3	PSRC	PSR carry (C) flag	1	1 (set)	0 0	0 (cleared)	0	R	
		D2	PSRV	PSR overflow (V) flag	1	1 (set)	0 0	0 (cleared)	0	R	
		D1	PSRZ	PSR zero (Z) flag	1	1 (set)	0 0	0 (cleared)	0	R	
		D0	PSRN	PSR negative (N) flag	1	1 (set)	0 0	0 (cleared)	0	R	

D[15:8] Reserved

D[7:5] PSRIL[2:0]: PSR Interrupt Level (IL) Bits

The value of the PSR IL (interrupt level) bits can be read out. (Default: 0x0)

D4 PSRIE: PSR Interrupt Enable (IE) Bit

The value of the PSR IE (interrupt enable) bit can be read out.

- 1 (R): 1 (interrupt enabled)
- 0 (R): 0 (interrupt disabled) (default)

D3 PSRC: PSR Carry (C) Flag Bit The value of the PSR C (carry) flag can be read out. 1 (R): 1 0 (R): 0 (default) D2 PSRV: PSR Overflow (V) Flag Bit The value of the PSR V (overflow) flag can be read out. 1 (R): 1 0 (R): 0 (default) D1 PSRZ: PSR Zero (Z) Flag Bit The value of the PSR Z (zero) flag can be read out. 1 (R): 1 0 (R): 0 (default) D0 **PSRN: PSR Negative (N) Flag Bit** The value of the PSR N (negative) flag can be read out. 1 (R): 1 0 (R): 0 (default)

2.5 Processor Information

The S1C17711 has the IDIR register shown below that allows the application software to identify CPU core type.

Processor ID Register (IDIR)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Processor ID Register (IDIR)	0xffff84 (8 bits)	D7–0		Processor ID 0x10: S1C17 Core	0x10	0x10	R	

This is a read-only register that contains the ID code to represent a processor model. The S1C17 Core's ID code is 0x10.

3 Memory Map, Bus Control

Figure 3.1 shows the S1C17711 memory map.



Figure 3.1 S1C17711 Memory Map

3.1 Bus Cycle

The CPU operates with CCLK as the operating clock. For CCLK, see "Controlling the CPU Core Clock (CCLK)" in the "Clock Generator (CLG)" chapter.

The period between a CCLK rising edge and the next rising edge is assumed to be one CCLK (= one bus cycle). As shown in Figure 3.1, the number of cycles required for one bus access depends on the peripheral or memory module. Furthermore, the number of bus accesses depends on the CPU instruction (access size) and device size.

Device size	CPU access size	Number of bus accesses								
8 bits	8 bits	1								
	16 bits	2								
	32 bits*	4								
16 bits	8 bits	1								
	16 bits	1								
	32 bits*	2								
32 bits	8 bits	1								
	16 bits	1								
	32 bits*	1								

Table 3.1.1	Number of	f Bus Accesses
10010 0.1.1		1 Duo / 100000000

3 MEMORY MAP, BUS CONTROL

* Handling the eight high-order bits during 32-bit accesses

During writing, the eight high-order bits are written as 0. During reading from a memory, the eight high-order bits are ignored. However, the stack operation in an interrupt handling reads/writes 32-bit data that consists of the PSR value as the high-order 8 bits and the return address as the low order 24 bits.

Number of bus cycles calculation example

Number of bus cycles when the CPU accesses the display RAM area (eight-bit device, set to two access cycles) by a 16-bit read or write instruction.

2 [cycles] \times 2 [bus accesses] = 4 [CCLK cycles]

3.1.1 Restrictions on Access Size

The modules shown below have a restriction on the access size. Appropriate instructions should be used in programming.

Flash memory

The Flash memory allows only 16-bit write instructions for programming. Reading data from the Flash memory has no such restriction.

Other modules can be accessed with an 8-bit, 16-bit, or 32-bit instruction. However, reading for an unnecessary register may change the peripheral module status and it may cause a problem. Therefore, use the appropriate instructions according to the device size.

3.1.2 Restrictions on Instruction Execution Cycles

An instruction fetch and a data access are not performed simultaneously under one of the conditions listed below. This prolongs the instruction fetch cycle for the number of data area access cycles.

- When the S1C17711 executes the instruction stored in the Flash area and accesses data in the Flash area or display RAM area
- When the S1C17711 executes the instruction stored in the internal RAM area and accesses data in the internal RAM area

3.2 Flash Area

3.2.1 Internal Flash Memory

The 64K-byte area from address 0x8000 to address 0x17fff contains a Flash memory (4K bytes \times 16 sectors) for storing application programs and data. Address 0x8000 is defined as the vector table base address, therefore a vector table (see "Vector Table" in the "Interrupt Controller (ITC)" chapter) must be placed from the beginning of the area. The vector table base address can be modified with the MISC_TTBRL/MISC_TTBRH registers. The Flash memory can be read in 1 to 5 cycles.

3.2.2 Flash Programming

The S1C17711 supports on-board programming of the Flash memory, it makes it possible to program the Flash memory with the application programs/data by using the debugger through an ICDmini (S5U1C17001H). Furthermore, the S1C17711 supports self-programming by the application program. The Flash memory can be programmed in 16-bit units. The Flash memory supports two erase methods, chip erase and sector erase.

For the Flash programming using the debugger, see the "S5U1C17001C Manual" included in the S1C17 Family C Compiler Package. For the self-programming controlled by the user program, see the "Self-Programming (FLS) Application Notes" for the S1C17711.

Note: The debugger supports chip erase only and does not allow erasing in sector units.

3.2.3 Protect Bits

In order to protect the memory contents, the Flash memory provides two protection features, write protection and data read protection, that can be configured for every 16K-byte areas. The write protection disables writing data to the configured area. The data-read protection disables reading data from the configured area (the read value is always 0x0000). However, it does not disable the instruction fetch operation by the CPU.

The Flash memory provides the protect bits listed below. Program the protect bit corresponding to the area to be protected to 0.

Flash Protect Bits

Address	Bit	Function	Setting				Init.	R/W	Remarks
0x17ffc	D15–4	reserved			_		-	-	
(16 bits)	D3	Flash write-protect bit for 0x14000–0x17fff	1	Writable	0	Protected	1	R/W	
[D2	Flash write-protect bit for 0x10000–0x13fff	1	Writable	0	Protected	1	R/W	
[D1	Flash write-protect bit for 0xc000–0xffff	1 Writable 0 Protected			1	R/W		
	D0	Flash write-protect bit for 0x8000–0xbfff	1	Writable	0	Protected	1	R/W	
Address	Bit	Function		Set	tting	9	Init.	R/W	Remarks
0x17ffe	D15–4	reserved			-		-	-	
(16 bits)	D3	Flash data-read-protect bit for 0x14000–0x17fff	1	Readable	0	Protected	1	R/W	
[D2	Flash data-read-protect bit for 0x10000–0x13fff	1	Readable	0	Protected	1	R/W	
	D1	Flash data-read-protect bit for 0xc000–0xffff	1	Readable	0	Protected	1	R/W	
									Always set to 1.

Notes: • Be sure not to locate the area with data-read protection into the .data and .rodata sections.

• Be sure to set D0 of address 0x17ffe to 1. If it is set to 0, the program cannot be booted.

3.2.4 Access Control for the Flash Controller

The S1C17711 on-chip Flash memory is accessed via the exclusive Flash controller. A MISC register is used to set the access condition for the Flash controller.

Setting number of read access cycles for the Flash controller

In order to read data from the Flash memory properly, set the appropriate number of read access cycles according to the CCLK frequency using the FLCYC[2:0]/MISC_FL register.

FLASHC/SRAMC Control Register (MISC_FL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FLASHC/	0x5320	D15-13	-	reserved		_	-	-	0 when being read.
SRAMC Control	(16 bits)	D12	SRRVS	SRAMC bit order reverse	1 Reverse	0 Normal	0	R/W	
Register		D11-10	-	reserved		_	-	-	0 when being read.
(MISC_FL)		D9–8	SRCYC[1:0]	SRAMC access cycle	SRCYC[1:0]	Access cycle	0x3	R/W	
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			
		D7–3	-	reserved		-	-	-	0 when being read.
		D2–0	FLCYC[2:0]	FLASHC read access cycle	FLCYC[2:0]	Read cycle	0x3	R/W	
					0x7–0x5	reserved			
					0x4	1 cycle			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			

D[2:0] FLCYC[2:0]: FLASHC Read Access Cycle Bits

Sets the number of read access cycles for the Flash controller.

FLCYC[2:0]	Number of read access cycles	CCLK frequency
0x7–0x5	Reserved	-
0x4	1 cycle	8.2 MHz max.
0x3	5 cycles	8.2 MHz max.
0x2	4 cycles	8.2 MHz max.
0x1	3 cycles	8.2 MHz max.
0x0	2 cycles	8.2 MHz max.

Table 3.2.4.1 Setting Read Access Cycles for the Flash Controller

(Default: 0x3)

- **Notes:** Be sure to avoid setting a number of read access cycles that exceeds the maximum allowable CCLK frequency, as it may cause a malfunction.
 - For maximum performance, set FLCYC[2:0] to 0x4.

3.3 Internal RAM Area

3.3.1 Internal RAM

The S1C17711 contains a RAM in the 4K-byte area from address 0x0 to address 0xfff. The RAM is accessed in one cycle for reading/writing and allows high-speed execution of the instruction codes copied into it as well as storing variables and other data.

Note: The 64-byte area at the end of the RAM (0xfc0–0xfff) is reserved for the on-chip debugger. When using the debug functions under application development, do not access this area from the application program. This area can be used for applications of mass-produced devices that do not need debugging.

The S1C17711 enables the RAM size used to apply restrictions to 4KB, 2KB, 1KB, or 512B. For example, when using the S1C17711 to develop an application for a built-in ROM model, you can set the RAM size to match that of the target model, preventing creating programs that seek to access areas outside the RAM areas of the target product. The RAM size is selected using IRAMSZ[2:0]/MISC_IRAMSZ register.

IRAM Size Select Register (MISC_IRAMSZ)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
IRAM Size	0x5326	D15–9	-	reserved	_		-	-	0 when being read.
Select Register	(16 bits)	D8	DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7	-	reserved	-	-	-	-	0 when being read.
		D6–4	IRAMACTSZ	IRAM actual size	0x2 (=	= 4KB)	0x2	R	
			[2:0]						
		D3	-	reserved	-	-	-	-	0 when being read.
		D2-0	IRAMSZ[2:0]	IRAM size select	IRAMSZ[2:0]	Size	0x2	R/W	
					0x5	512B			
					0x4	1KB			
					0x3	2KB			
					0x2	4KB			
					Other	reserved			

D[6:4] IRAMACTSZ[2:0]: IRAM Actual Size Bits

Indicates the actual internal RAM size embedded. (Default: 0x2)

D[2:0] IRAMSZ[2:0]: IRAM Size Select Bits

Selects the internal RAM size used.

Table 3.3.1.1 Selecting Internal RAM Size								
IRAMSZ[2:0]	Internal RAM size							
0x5	512B							
0x4	1KB							
0x3	2KB							
0x2	4KB							
Other	Reserved							

Table 3.3.1.1 Selecting Internal RAM Size

Note: The MISC_IRAMSZ register is write-protected. The write-protection must be overridden by writing 0x96 to the MISC_PROT register. Note that the MISC_PROT register should normally be set to a value other than 0x96, except when writing to the MISC_IRAMSZ register. Unnecessary programs may result in system malfunctions.

3.4 Display RAM Area

3.4.1 Display RAM

The display RAM for the on-chip LCD driver is located in the 384-byte area from address 0x4800 to address 0x4fff. The display RAM is accessed in two to five cycles as an eight-bit device. It can be used as a general-purpose RAM when it is not used for display. See the "Display Memory" section in the "LCD Driver (LCD)" chapter for specific information on the display memory.

3.4.2 Access Control for the SRAM Controller

The S1C17711 display RAM is accessed via the exclusive SRAM controller. A MISC register is used to set the access condition for the SRAM controller.

Setting number of access cycles for the SRAM controller

In order to read/write data from/to the display RAM properly, set the appropriate number of access cycles according to the CCLK frequency using SRCYC[1:0]/MISC_FL register.

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
FLASHC/	0x5320	D15-13	-	reserved	-	-	-	-	0 when being read.
SRAMC Control	(16 bits)	D12	SRRVS	SRAMC bit order reverse	1 Reverse	0 Normal	0	R/W	
Register		D11-10	_	reserved	-	-	-	-	0 when being read.
(MISC_FL)		D9-8	SRCYC[1:0]	SRAMC access cycle	SRCYC[1:0]	Access cycle	0x3	R/W	
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			
		D7–3	-	reserved	-	-	-	-	0 when being read.
		D2-0	FLCYC[2:0]	FLASHC read access cycle	FLCYC[2:0]	Read cycle	0x3	R/W	
					0x7-0x5	reserved			
					0x4	1 cycle			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			

FLASHC/SRAMC Control Register (MISC_FL)

D12 SRRVS: SRAMC Bit Order Reverse Bit

Reverses the bit order in byte data transferred between a CPU general-purpose register and the display RAM.

1 (R/W): Reverse (MSB \leftrightarrow LSB in byte units)

0 (R/W): Normal (default)



D[9:8] SRCYC[1:0]: SRAMC Access Cycle Bits

Sets the number of SRAM (display RAM) controller access cycle.

Table 3.4.2.1 Setting Access Cycles for the SRA	M Controller
Table 3.4.2.1 Setting Access Cycles for the SRA	M Controlle

SRCYC[1:0]	Number of access cycles	CCLK frequency
0x3	5 cycles	8.2 MHz max.
0x2	4 cycles	8.2 MHz max.
0x1	3 cycles	8.2 MHz max.
0x0	2 cycles	8.2 MHz max.

(Default: 0x3)

- **Notes:** Be sure to avoid setting a number of read access cycles that exceeds the maximum allowable CCLK frequency, as it may cause a malfunction.
 - For maximum performance, set SRCYC[1:0] to 0x0.

3.5 Internal Peripheral Area

The I/O and control registers for the internal peripheral modules are located in the 1K-byte area beginning with address 0x4000 and the 4K-byte area beginning with address 0x5000.

For details of each control register, see the I/O register list in Appendix or description for each peripheral module.

3.5.1 Internal Peripheral Area 1 (0x4000-)

The internal peripheral area 1 beginning with address 0x4000 contains the I/O memory for the peripheral functions listed below and this area can be accessed in one cycle.

- MISC register (MISC, 8-bit device)
- UART (UART, 8-bit device)
- 16-bit timers (T16, 16-bit device)
- Interrupt controller (ITC, 16-bit device)
- SPI (SPI, 16-bit device)
- I²C master (I2CM, 16-bit device)
- I²C slave (I2CS, 16-bit device)

3.5.2 Internal Peripheral Area 2 (0x5000-)

The internal peripheral area 2 beginning with address 0x5000 contains the I/O memory for the peripheral functions listed below and this area can be accessed in one cycle.

- Clock timer (CT, 8-bit device)
- Stopwatch timer (SWT, 8-bit device)
- Watchdog timer (WDT, 8-bit device)
- Clock generator (CLG, 8-bit device)
- LCD driver (LCD, 8-bit device)
- SVD circuit (SVD, 8-bit device)
- Power generator (VD1, 8-bit device)
- I/O port & port MUX (P, 8-bit device)
- MISC register (MISC, 16-bit device)
- IR remote controller (REMC, 16-bit device)
- A/D converter (ADC10, 16-bit device)
- R/F converter (RFC, 16-bit device)
- 16-bit PWM timers (T16A, 16-bit device)

3.6 S1C17 Core I/O Area

The 1K-byte area from address 0xfffc00 to address 0xffffff is the I/O area for the CPU core in which the I/O registers listed in the table below are located.

Peripheral	Address		Register name	Function
S1C17 Core I/O	0xffff84	IDIR	Processor ID Register	Indicates the processor ID.
	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.
	0xffffa0	DCR	Debug Control Register	Debug control
	0xffffb4	IBAR1	Instruction Break Address Register 1	Instruction break address #1 setting
	0xffffb8	IBAR2	Instruction Break Address Register 2	Instruction break address #2 setting
	0xffffbc	IBAR3	Instruction Break Address Register 3	Instruction break address #3 setting
	0xffffd0	IBAR4	Instruction Break Address Register 4	Instruction break address #4 setting

Table 3.6.1 I/O Map (S1C17 Core I/O Area)

See "Processor Information" in the "CPU" chapter for more information on IDIR. See the "On-chip Debugger (DBG)" chapter for more information on other registers.

This area includes the S1C17 Core registers, in addition to those described above. For more information on these registers, refer to the "S1C17 Core Manual."

4 Power Supply

4.1 Power Supply Voltage (VDD)

The operating voltage range of the S1C17711 is as follows:

For normal operation: VDD = 1.8 V to 3.6 V

For Flash programming: VDD = 2.7 V to 3.6 V

Supply a voltage within the range to the VDD pins with the Vss pins as the GND level. The S1C17711 provides two or more VDD and Vss pins. Do not leave any power supply pins open and be sure to connect them to + power source and GND.

4.2 Analog Power Supply Voltage (AVDD)

The analog power supply pin (AVDD) is provided separately from the VDD pin in order that the digital circuits do not affect the analog circuits (A/D converter). The AVDD pin is used to supply an analog power voltage and the Vss pin is used as the analog ground. The following voltage is enabled for AVDD:

AVDD = VDD = 1.8 V to 3.6 V (Vss = GND)

Note: Be sure to supply the same voltage as VDD to the AVDD pin even if the analog circuit is not used.

Noise on the analog power lines decrease the A/D converting precision, so use a stabilized power supply and make the board pattern with consideration given to that.

4.3 Internal Power Supply Circuit

The S1C17711 has a built-in power supply circuit shown in Figure 4.3.1 to generate all the power voltages required for the internal circuits. The power supply module consists of two circuits.



Figure 4.3.1 Configuration of Power Supply Circuit

Note: Be sure to avoid using the VD1 and VC1-VC4 pin outputs to drive external circuits.
4 POWER SUPPLY

Internal logic voltage regulator

The internal logic voltage regulator generates the VDI operating voltage for the internal logic circuits and oscillators. The VDI voltage value can be switched in the program; set it to 1.8 V for normal operation and 2.5 V for Flash programming.

LCD system voltage regulator

The LCD system voltage regulator generates the 1/4-bias LCD drive voltages Vc1, Vc2, Vc3, and Vc4. In the S1C17711, the LCD drive voltage is supplied to the built-in LCD driver that drives the LCD panel connected to the SEG and COM pins. The reference voltage (Vc1 or Vc2) for the LCD voltage booster/reducer should be selected using VCSEL/LCD_VREG register according to the power supply voltage VDD. As compared to the Vc1 reference voltage, the Vc2 reference voltage is lower in current consumption. For the Vc1 to Vc4 voltage values, see the "Electrical Characteristics" chapter.

Power supply voltage VDD	VCSEL setting	Reference voltage							
1.8 to 3.6 V	0	Vc1							
2.9 to 3.6 V	1	Vc2							
		(Default: 0)							

Table 4.3.2	Power S	Supply Voltage	Von and	VCSEL Settings
10010 4.0.2	1 0 1 0 1 0	upply vollage	v DD anu	

Note: The Vc1 to Vc4 voltages cannot be obtained correctly if VCSEL is set to 1 when Vbb is less than 2.9 V.

4.4 Controlling the Power Supply Circuit

In order to generate the internal operating voltage properly according to the power supply voltage and operating mode, or to reduce current consumption, the power supply circuit is designed to be controlled with software.

Switching the operating mode

The S1C17711 has two kinds of operating modes.

1. Normal operating mode

This mode is provided for running the application program.

VDD = 1.8 to 3.6 V, internal operating voltage VDI = 1.8 V

2. Flash erase/programming mode

This mode is provided for erasing and programming the Flash memory.

 $V_{DD} = 2.7$ to 3.6 V, internal operating voltage $V_{D1} = 2.5$ V

The VD1 voltage value must be switched according to the operating mode as shown above using VD1MD/VD1_CTL register. Normally set VD1MD to 0 (VD1 = 1.8 V, default setting). It should be set to 1 before erasing/programming the Flash memory.

Note: When the V_{D1} voltage is switched, the V_{D1} voltage requires 5 ms (max.) to stabilize. Flash memory programming should be started after the stabilization time has elapsed.

Controlling the LCD power source

The LCD drive voltages Vc1 to Vc4 will be supplied to the LCD driver by setting the DSPC[1:0]/LCD_DCTL register to a value other than 0x0 (display off).

When the internal LCD driver is not used, the LCD system voltage regulator should be turned off (DSPC[1:0] = 0) to reduce current consumption.

Power control bit settings

Table 4.4.1 lists the power control bit settings in different operating conditions.

			0		
	Condition	Control bits			
Operating mode	VDD	LCD driver	VD1MD	VCSEL	DSPC[1:0]
Normal	1.8 to 3.6 V	Used	0	0	Other than 0x0
operating mode	2.9 to 3.6 V	Used	0	1	Other than 0x0
	1.8 to 3.6 V	Not used	0	0	0x0

	Control bits					
Operating mode	Vdd	LCD driver	VD1MD VCSEL DSPC[1			
Flash erase/	1.8 to 2.7 V	-	(Not supported)			
programming	2.7 to 3.6 V	Used	1	0	Other than 0x0	
mode 1		Not used	1	0	0x0	

For the DSPC[1:0] settings, see "LCD Display Control Register (LCD_DCTL)" in the "LCD Driver (LCD)" chapter.

4.5 Heavy Load Protection Function

In order to ensure a stable circuit behavior and LCD display quality even if the power supply voltage fluctuates due to driving an external load, the internal logic voltage regulator and the LCD system voltage regulator have a heavy load protection function.

The internal logic voltage regulator enters heavy load protection mode by writing 1 to the HVLD/VD1_CTL register and it ensures stable VD1 output.

VD1 may become unstable in the operations shown below and in other conditions. If the IC operations are unstable due to these conditions during evaluation, set the internal logic voltage regulator to heavy load protection mode before starting the operations.

- When driving a diode or buzzer in which a large current flows using a port output (Maintain the regulator in heavy load protection mode while the port is driving the load.)
- When switching the system clock from the high-speed clock to the low-speed clock and vice versa (Set the regulator in heavy load protection mode immediately before switching the clock and maintain it for several 10 μ s after the switching has completed.)
- When placing/releasing the system into/from HALT/SLEEP mode at frequent intervals (Maintain the regulator in heavy load protection mode while the processing is being repeated.)
- **Note**: Always cancel heavy load protection mode after the processing that causes unstable operations has finished. When executing an unstable processing repeatedly, the program must maintain heavy load protection mode while it repeating the processing.

The LCD system voltage regulator enters heavy load protection mode by writing 1 to the LHVLD/LCD_VREG register and it ensures stable Vc1–Vc4 outputs. Use the heavy load protection function when the LCD display has inconsistencies in density.

Note: Current consumption increases in heavy load protection mode, therefore do not set heavy load protection mode with software if unnecessary.

4.6 Control Register Details

Table 4.6.1	List of Powe	r Control Registers
-------------	--------------	---------------------

		5						
Address		Register name	Function					
0x5120	VD1_CTL	VD1 Control Register	Controls the VD1 voltage and heavy load protection mode.					
0x50a3	LCD_VREG	LCD Voltage Regulator Control Register	Controls the LCD drive voltage regulator.					

The power control registers are described in detail below. These are all 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

VD1 Control Register (VD1_CTL)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
VD1 Control	0x5120	D7–6	-	reserved	_	-	-	0 when being read.
Register	(8 bits)	D5	HVLD	VD1 heavy load protection mode	1 On 0 Off	0	R/W	
(VD1_CTL)		D4	-	reserved	_	0	R/W	
		D3–1	-	reserved	-	-	-	0 when being read.
		D0	VD1MD	Flash erase/programming mode	1 Flash (2.5 V) 0 Norm.(1.8 V)	0	R/W	

D[7:6] Reserved

D5 HVLD: VD1 Heavy Load Protection Mode Bit

Sets the internal logic voltage regulator into heavy load protection mode. 1 (R/W): Heavy load protection On 0 (R/W): Heavy load protection Off (default)

The internal logic voltage regulator enters heavy load protection mode by writing 1 to HVLD and it ensures stable V_{D1} output. Use the heavy load protection function when a heavy load such as a lamp or buzzer is driven with a port output (see Section 4.5). Current consumption increases in heavy load protection mode, therefore do not set if unnecessary.

D[4:1] Reserved

D0 VD1MD: Flash Erase/Programming Mode Bit

Selects the VD1 internal operating voltage value (operating mode).

1 (R/W): $V_{D1} = 2.5 V$, Flash erase/programming mode

0 (R/W): VDI = 1.8 V, Normal operating mode (default)

Normally set VD1MD to 0 ($V_{D1} = 1.8$ V, default setting). It should be set to 1 before erasing/programming the Flash memory.

Note: When the V_{D1} voltage is switched, the V_{D1} voltage requires 5 ms (max.) to stabilize. Flash memory programming should be started after the stabilization time has elapsed.

LCD Voltage Regulator Control Register (LCD_VREG)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
LCD Voltage	0x50a3	D7–5	-	reserved	-	-	-	0 when being read.
Regulator	(8 bits)	D4	LHVLD	LCD heavy load protection mode	1 On 0 Off	0	R/W	
Control Register		D3–1	-	reserved	_	-	-	0 when being read.
(LCD_VREG)		D0	VCSEL	Vc reference voltage select	1 Vc2 0 Vc1	0	R/W	

D[7:5] Reserved

D4 LHVLD: LCD Heavy Load Protection Mode Bit

Sets the LCD system voltage regulator into heavy load protection mode.

1 (R/W): Heavy load protection On

0 (R/W): Heavy load protection Off (default)

The LCD system voltage regulator enters heavy load protection mode by writing 1 to LHVLD and it ensures stable V_{C1} – V_{C4} outputs. Use the heavy load protection function when the LCD display has inconsistencies in density. Current consumption increases in heavy load protection mode, therefore do not set if unnecessary.

D[3:1] Reserved

D0 VCSEL: Vc Reference Voltage Select Bit

Selects the reference voltage for the LCD voltage booster/reducer according to the power supply voltage V_{DD} .

1 (R/W): Vc2 is used as the reference voltage

0 (R/W): VCI is used as the reference voltage (default)

As compared to the VC1 reference voltage, the VC2 reference voltage is lower in current consumption. Set VCSEL to 0 when VDD is less than 2.9 V.

Note: The Vc1 to Vc4 voltages cannot be obtained correctly if VCSEL is set to 1 when VDD is less than 2.9 V.

5 Initial Reset

5.1 Initial Reset Sources

The S1C17711 has three initial reset sources that initialize the internal circuits.

- (1) #RESET pin (external initial reset)
- (2) Key-entry reset using the P0 ports (P00-P03 pins) (software selectable external initial reset)
- (3) Watchdog timer (software selectable internal initial reset)

Figure 5.1.1 shows the configuration of the initial reset circuit.



The CPU and peripheral circuits are initialized by the active signal from an initial reset source. When the reset signal is negated, the CPU starts reset handling. The reset handling reads the reset vector (reset handler start address) from the beginning of the vector table and starts executing the program (initial routine) beginning with the read address.

5.1.1 #RESET Pin

By setting the #RESET pin to low level, the S1C17711 enters initial reset state. In order to initialize the S1C17711 for sure, the #RESET pin must be held at low for more than the prescribed time (see "AC Characteristics" in the "Electrical Characteristics" chapter) after the power supply voltage is supplied.

Initial reset state is canceled when the #RESET pin at low level is set to high level and the CPU starts executing the reset interrupt handler.

The #RESET pin is equipped with a pull-up resistor.

5.1.2 P0 Port Key-Entry Reset

Entering low level simultaneously to the ports (P00–P03) selected with software triggers an initial reset. For details of the key-entry reset function, see the "I/O Ports (P)" chapter.

Note: The P0 port key-entry reset function cannot be used for power-on reset as it must be enabled with software.

5.1.3 Resetting by the Watchdog Timer

The S1C17711 has a built-in watchdog timer to detect runaway of the CPU. The watchdog timer overflows if it is not reset with software (due to CPU runaway) in four-second cycles. The overflow signal can generate either NMI or reset. Write 1 to the WDTMD/WDT_ST register to generate reset (NMI occurs when WDTMD = 0). For details of the watchdog timer, see the "Watchdog Timer (WDT)" chapter.

- **Notes:** When using the reset function of the watchdog timer, program the watchdog timer so that it will be reset within four-second cycles to avoid occurrence of an unnecessary reset.
 - The reset function of the watchdog timer cannot be used for power-on reset as it must be enabled with software.

5.2 Initial Reset Sequence

Even if the #RESET pin input negates the reset signal after power is turned on, the CPU cannot boot up until the oscillation stabilization waiting time (64 / IOSC clock frequency) has elapsed.

Figure 5.2.1 shows the operating sequence following cancellation of initial reset.

The CPU starts operating in synchronization with the IOSC (internal oscillator) clock after reset state is canceled.

Note: The oscillation stabilization time described in this section does not include oscillation start time. Therefore the time interval until the CPU starts executing instructions after power is turned on or SLEEP mode is canceled may be longer than that indicated in the figure below.



Figure 5.2.1 Operation Sequence Following Cancellation of Initial Reset

5.3 Initial Settings After an Initial Reset

The CPU internal registers are initialized as follows at initial reset. R0–R7: 0x0

PSR: 0x0 (interrupt level = 0, interrupt disabled)

SP: 0x0

PC: Reset vector stored at the beginning of the vector table is loaded by the reset handling.

The internal RAM and display memory should be initialized with software as they are not initialized at initial reset. The internal peripheral modules are initialized to the default values (except some undefined registers). Change the settings with software if necessary. For the default values set at initial reset, see the list of I/O registers in Appendix or descriptions for each peripheral module.

6 Interrupt Controller (ITC)

6.1 ITC Module Overview

The interrupt controller (ITC) honors interrupt requests from the peripheral modules and outputs the interrupt request, interrupt level and vector number signals to the S1C17 Core according to the priority and interrupt levels. The features of the ITC module are listed below.

- Supports 22 maskable interrupt systems (for 23 interrupt sources listed below).
 - 1. P00–P07 input interrupt (8 types)
 - 2. P10-P17 input interrupt (8 types)
 - 3. P20–P27 input interrupt (8 types)
 - 4. P30-P34 input interrupt (5 types)
 - 5. Stopwatch timer interrupt (3 types)
 - 6. Clock timer interrupt (4 types)
 - 7. SVD interrupt (1 type)
 - 8. LCD interrupt (1 type)
 - 9. 16-bit PWM timer Ch.0 interrupt (6 types)
 - 10. 16-bit PWM timer Ch.1 interrupt (6 types)
 - 11. 16-bit PWM timer Ch.2 interrupt (6 types)
 - 12. 16-bit PWM timer Ch.3 interrupt (6 types)
 - 13. 16-bit timer Ch.0 interrupt (1 type)
 - 14. 16-bit timer Ch.1 interrupt (1 type)
 - 15. 16-bit timer Ch.2 interrupt (1 type)
 - 16. 16-bit timer Ch.3 interrupt (1 type)
 - 17. UART Ch.0 interrupt (4 types)
 - 18. IR remote controller interrupt (3 types)
 - 19. SPI Ch.0 interrupt (2 types)
 - 20. I²C master interrupt (2 types)
 - 21. I²C slave interrupt (3 types)
 - 22. A/D converter interrupt (2 types)
 - 23. R/F converter interrupt (5 types)
- Supports eight interrupt levels to prioritize the interrupt sources.

The ITC enables the interrupt level (priority) for determining the processing sequence when multiple interrupts occur simultaneously to be set for each interrupt system separately.

Each interrupt system includes the number of interrupt causes indicated in parentheses above. Settings to enable or disable interrupt for different causes are set by the respective peripheral module registers.

For specific information on interrupt causes and their control, refer to the peripheral module explanations.

Figure 6.1.1 shows the structure of the interrupt system.

6 INTERRUPT CONTROLLER (ITC)



6.2 Vector Table

The vector table contains the vectors to the interrupt handler routines (handler routine start address) that will be read by the S1C17 Core to execute the handler when an interrupt occurs. Table 6.2.1 shows the vector table of the S1C17711.

Vector No. Software interrupt No.	Vector address	Hardware interrupt name	Cause of hardware interrupt	Priority	
0 (0x00)	TTBR + 0x00	Reset	Low input to the #RESET pin Watchdog timer overflow *2	1	
1 (0x01)	TTBR + 0x04	Address misaligned interrupt	Memory access instruction	2	
-	(0xfffc00)	Debugging interrupt	brk instruction, etc.	3	
2 (0x02)	TTBR + 0x08	NMI	Watchdog timer overflow *2	4	
3 (0x03)	TTBR + 0x0c	Reserved for C compiler	-	-	
4 (0x04)	TTBR + 0x10	P0 port interrupt	P00–P07 port inputs	High *	
5 (0x05)	TTBR + 0x14	P1 port interrupt	P10–P17 port inputs	↑	
6 (0x06)	TTBR + 0x18	Stopwatch timer interrupt	• 100 Hz timer signal • 10 Hz timer signal • 1 Hz timer signal		
7 (0x07)	TTBR + 0x1c	Clock timer interrupt	 32 Hz timer signal 8 Hz timer signal 2 Hz timer signal 1 Hz timer signal 		
8 (0x08)	TTBR + 0x20	16-bit PWM timer Ch.2 interrupt	Compare A/B Capture A/B Capture A/B Capture A/B overwrite		
9 (0x09)	TTBR + 0x24	SVD interrupt	Low supply voltage detected		
10 (0x0a)	TTBR + 0x28	LCD interrupt	Frame signal		
11 (0x0b)	TTBR + 0x2c	16-bit PWM timer Ch.0 interrupt	Compare A/B Capture A/B Capture A/B overwrite		
12 (0x0c)	TTBR + 0x30	16-bit timer Ch.0 interrupt	Timer underflow		
13 (0x0d)	TTBR + 0x34	16-bit timer Ch. 1 interrupt	Timer underflow		
14 (0x0e)	TTBR + 0x38	16-bit timer Ch. 2 interrupt	Timer underflow		
15 (0x0f)	TTBR + 0x3c	16-bit timer Ch. 3 interrupt 16-bit PWM timer Ch.3 interrupt	Timer underflow • Compare A/B • Capture A/B • Capture A/B overwrite		

Table 6.2.1 Vector Table

Vector No. Software interrupt No.	Vector address	Hardware interrupt name	Cause of hardware interrupt	Priority
16 (0x10)	TTBR + 0x40	UART Ch.0 interrupt	Transmit buffer empty	1
. ,			End of transmission	
			Receive buffer full	
			Receive error	
17 (0x11)	TTBR + 0x44	reserved	-	1
18 (0x12)	TTBR + 0x48	SPI Ch.0 interrupt	Transmit buffer empty (master mode only)	
			Receive buffer full	
19 (0x13)	TTBR + 0x4c	I ² C Master interrupt	Transmit buffer empty	1
			Receive buffer full	
20 (0x14)	TTBR + 0x50	IR remote controller interrupt	Data length counter underflow	1
			 Input rising edge detected 	
			 Input falling edge detected 	
21 (0x15)	TTBR + 0x54	16-bit PWM timer Ch.1 interrupt	Compare A/B	
			Capture A/B	
			Capture A/B overwrite	
22 (0x16)	TTBR + 0x58	A/D converter interrupt	 Conversion completion 	
			 Conversion result overwrite 	
23 (0x17)	TTBR + 0x5c	R/F converter interrupt	 Reference oscillation completion 	
			 Sensor A oscillation completion 	
			 Sensor B oscillation completion 	
			 Time base counter overflow error 	
			Measurement counter overflow error	
24 (0x18)	TTBR + 0x60	P2 port interrupt	P20–P27 port inputs	
25 (0x19)	TTBR + 0x64	P3 port interrupt	P30–P34 port inputs	
26 (0x1a)	TTBR + 0x68	I ² C Slave interrupt	 Transmit buffer empty 	
			Receive buffer full	
			Bus status	4
27 (0x1b)	TTBR + 0x6c	reserved	-	
:	:	:	:	↓
31 (0x1f)	TTBR + 0x7c	reserved	-	Low *1

*1 When the same interrupt level is set

*2 Either reset or NMI can be selected as the watchdog timer interrupt with software.

Vector numbers 4 to 16 and 18 to 26 are assigned to the maskable interrupts supported by the S1C17711.

Interrupts that share an interrupt vector

Interrupt vector number 15 is shared with two different interrupt modules. Interrupt vector 15: 16-bit timer Ch.3 and 16-bit PWM timer Ch.3

The interrupt signals from the two modules are input to the ITC through an OR gate. When using the two interrupts, check if which interrupt has occurred by reading the interrupt flags in both modules.

The two modules cannot be set to different interrupt level, as they use the same interrupt vector.

Vector table base address

The S1C17711 allows the base (starting) address of the vector table to be set using the MISC_TTBRL and MISC_TTBRH registers. "TTBR" described in Table 6.2.1 means the value set to these registers. After an initial reset, the MISC_TTBRL and MISC_TTBRH registers are set to 0x8000. Therefore, even when the vector table location is changed, it is necessary that at least the reset vector be written to the above address. Bits 7 to 0 in the MISC_TTBRL register are fixed at 0, so the vector table starting address always begins with a 256-byte boundary address.

Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Vector Table	0x5328	D15-8	TTBR[15:8]	Vector table base address A[15:8]	0x0–0xff	0x80	R/W	
Address Low	(16 bits)	D7–0	TTBR[7:0]	Vector table base address A[7:0]	0x0	0x0	R	
Register				(fixed at 0)				
(MISC_TTBRL)								
Vector Table	0x532a	D15–8	_	reserved	_	-	-	0 when being read.
Address High	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0–0xff	0x0	R/W	
Register			-	A[23:16]				
(MISC_TTBRH)								

6 INTERRUPT CONTROLLER (ITC)

Note: The MISC_TTBRL and MISC_TTBRH registers are write-protected. Before these registers can be rewritten, write protection must be removed by writing data 0x96 to the MISC_PROT register. Note that since unnecessary rewrites to the MISC_TTBRL and MISC_TTBRH registers could lead to erratic system operation, the MISC_PROT register should be set to other than 0x96 unless the Vector Table Base Registers must be rewritten.

6.3 Control of Maskable Interrupts

6.3.1 Interrupt Control Bits in Peripheral Modules

The peripheral module that generates interrupts includes an interrupt enable bit and an interrupt flag for each interrupt cause. The interrupt flag is set to 1 when the cause of interrupt occurs. By setting the interrupt enable bit to 1 (interrupt enabled), the flag state will be sent to the ITC as an interrupt request signal, generating an interrupt request to the S1C17 Core.

The corresponding interrupt enable bits should be set to 0 for those causes for which interrupts are not desired. In this case, although the interrupt flag is set to 1 if the interrupt cause occurs, the interrupt request signal sent to the ITC will not be asserted.

For specific information on causes of interrupts, interrupt flags, and interrupt enable bits, refer to the respective peripheral module descriptions.

Note: To prevent recurrence of the interrupt due to the same cause of interrupt, always reset the interrupt flag in the peripheral module before enabling the interrupt, resetting the PSR, or executing the reti instruction.

6.3.2 ITC Interrupt Request Processing

On receiving an interrupt signal from a peripheral module, the ITC sends the interrupt request, interrupt level, and vector number signals to the S1C17 Core.

Vector numbers are determined by the ITC internal hardware for each interrupt cause, as shown in Table 6.2.1.

The interrupt level is a value used by the S1C17 Core to compare with the IL bits (PSR). This interrupt level is used in the S1C17 Core to disable subsequently occurring interrupts with the same or lower level. (See Section 6.3.3.)

The default ITC settings are level 0 for all maskable interrupts. Interrupt requests are not accepted by the S1C17 Core if the level is 0.

The ITC includes control bits for selecting the interrupt level, and the level can be set to between 0 (low) and 7 (high) interrupt levels for each interrupt type.

If interrupt requests are input to the ITC simultaneously from two or more peripheral modules, the ITC outputs the interrupt request with the highest priority to the S1C17 Core in accordance with the following conditions.

- 1. The interrupt with the highest interrupt level takes precedence.
- 2. If multiple interrupt requests are input with the same interrupt level, the interrupt with the lowest vector number takes precedence.

The other interrupts occurring at the same time are held until all interrupts with higher priority levels have been accepted by the S1C17 Core.

If an interrupt cause with higher priority occurs while the ITC is outputting an interrupt request signal to the S1C17 Core (before being accepted by the S1C17 Core), the ITC alters the vector number and interrupt level signals to the setting information on the more recent interrupt. The previously occurring interrupt is held. The held interrupt is canceled and no interrupt is generated if the interrupt flag in the peripheral module is reset with software.

Hardware interrupt	Interrupt level setting bits	Register address
P0 port interrupt	ILV0[2:0] (D[2:0]/ITC_LV0 register)	0x4306
P1 port interrupt	ILV1[2:0] (D[10:8]/ITC_LV0 register)	0x4306
Stopwatch timer interrupt	ILV2[2:0] (D[2:0]/ITC_LV1 register)	0x4308
Clock timer interrupt	ILV3[2:0] (D[10:8]/ITC_LV1 register)	0x4308
16-bit PWM timer Ch.2 interrupt	ILV4[2:0] (D[2:0]/ITC_LV2 register)	0x430a
SVD interrupt	ILV5[2:0] (D[10:8]/ITC_LV2 register)	0x430a
LCD interrupt	ILV6[2:0] (D[2:0]/ITC_LV3 register)	0x430c
16-bit PWM timer Ch.0 interrupt	ILV7[2:0] (D[10:8]/ITC_LV3 register)	0x430c
16-bit timer Ch.0 interrupt	ILV8[2:0] (D[2:0]/ITC_LV4 register)	0x430e
16-bit timer Ch.1 interrupt	ILV9[2:0] (D[10:8]/ITC_LV4 register)	0x430e
16-bit timer Ch.2 interrupt	ILV10[2:0] (D[2:0]/ITC_LV5 register)	0x4310
16-bit timer Ch.3 interrupt / 16-bit PWM timer Ch.3 interrupt	ILV11[2:0] (D[10:8]/ITC_LV5 register)	0x4310
UART Ch.0 interrupt	ILV12[2:0] (D[2:0]/ITC_LV6 register)	0x4312
SPI Ch.0 interrupt	ILV14[2:0] (D[2:0]/ITC_LV7 register)	0x4314
I ² C master interrupt	ILV15[2:0] (D[10:8]/ITC_LV7 register)	0x4314
IR remote controller interrupt	ILV16[2:0] (D[2:0]/ITC_LV8 register)	0x4316
16-bit PWM timer Ch.1 interrupt	ILV17[2:0] (D[10:8]/ITC_LV8 register)	0x4316
A/D converter interrupt	ILV18[2:0] (D[2:0]/ITC_LV9 register)	0x4318
R/F converter interrupt	ILV19[2:0] (D[10:8]/ITC_LV9 register)	0x4318
P2 port interrupt	ILV20[2:0] (D[2:0]/ITC_LV10 register)	0x431a
P3 port interrupt	ILV21[2:0] (D[10:8]/ITC_LV10 register)	0x431a
I ² C slave interrupt	ILV22[2:0] (D[2:0]/ITC_LV11 register)	0x431c

Table 6.3.2.1 Interrupt Level Setting Bits

6.3.3 Interrupt Processing by the S1C17 Core

A maskable interrupt to the S1C17 Core occurs when all of the following conditions are met:

- The interrupt is enabled by the interrupt control bit inside the peripheral module.
- The IE (Interrupt Enable) bit of the PSR (Processor Status Register) in the S1C17 Core has been set to 1.
- The cause of interrupt that has occurred has a higher interrupt level than the value set in the IL field of the PSR.
- No other cause of interrupt having higher priority, such as NMI, has occurred.

If an interrupt cause that has been enabled in the peripheral module occurs, the corresponding interrupt flag is set to 1, and this state is maintained until it is reset by the program. This means that the interrupt cause is not cleared even if the conditions listed above are not met when the interrupt cause occurs. An interrupt occurs if the above conditions are met.

If multiple maskable interrupt causes occurs simultaneously, the interrupt cause with the highest interrupt level and lowest vector number becomes the subject of the interrupt request to the S1C17 Core. Interrupts with lower levels are held until the above conditions are subsequently met.

The S1C17 Core samples interrupt requests for each cycle. On accepting an interrupt request, the S1C17 Core switches to interrupt processing immediately after execution of the current instruction has been completed. Interrupt processing involves the following steps:

- (1) The PSR and current program counter (PC) values are saved to the stack.
- (2) The PSR IE bit is reset to 0 (disabling subsequent maskable interrupts).
- (3) The PSR IL bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
- (4) The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.

When an interrupt is accepted, (2) prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt handler routine allows handling of multiple interrupts. In this case, since IL is changed by (3), only an interrupt with a higher level than that of the currently processed interrupt will be accepted.

Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt has occurred. The program resumes processing following the instruction being executed at the time the interrupt occurred.

6.4 NMI

In the S1C17711, the watchdog timer can generate a non-maskable interrupt (NMI). The vector number for NMI is 2, with the vector address set to the vector table's starting address + 8 bytes.

This interrupt takes precedence over other interrupts and is unconditionally accepted by the S1C17 Core.

For detailed information on generating NMI, see the "Watchdog Timer (WDT)" chapter.

6.5 Software Interrupts

The S1C17 Core provides the "int *imm5*" and "intl *imm5*, *imm3*" instructions allowing the software to generate any interrupts. The operand *imm5* specifies a vector number (0-31) in the vector table. In addition to this, the intl instruction has the operand *imm3* to specify the interrupt level (0-7) to be set to the IL field in the PSR.

The processor performs the same interrupt processing as that of the hardware interrupt.

6.6 HALT and SLEEP Mode Cancellation

HALT and SLEEP modes are cleared by the following signals, which start the CPU.

- Interrupt request signal sent to the CPU from the ITC
- NMI signal output by the watchdog timer
- Debug interrupt signal
- Reset signal
- **Notes:** If the CPU is able to receive interrupts when HALT or SLEEP mode has been cleared by an interrupt request for the CPU from the ITC, processing branches to the interrupt handler routine immediately after cancellation. In all other cases, the program is executed following the halt or slp instruction.
 - HALT or SLEEP mode clearing due to interrupt requests cannot be masked (prohibited) using ITC interrupt level settings.

For more information, see "Power Saving by Clock Control" in the appendix chapter. For the oscillator circuit and system clock statuses after HALT or SLEEP mode is canceled, see the "Clock Generator (CLG)" chapter.

6.7 Control Register Details

	Table 6.7.1 List of ITC Registers					
Address		Register name	Function			
0x4306	ITC_LV0	Interrupt Level Setup Register 0	Sets the P0 and P1 interrupt levels.			
0x4308	ITC_LV1	Interrupt Level Setup Register 1	Sets the SWT and CT interrupt levels.			
0x430a	ITC_LV2	Interrupt Level Setup Register 2	Sets the T16A Ch.2 and SVD interrupt levels.			
0x430c	ITC_LV3	Interrupt Level Setup Register 3	Sets the LCD and T16A Ch.0 interrupt levels.			
0x430e	ITC_LV4	Interrupt Level Setup Register 4	Sets the T16 Ch.0 and Ch.1 interrupt levels.			
0x4310	ITC_LV5	Interrupt Level Setup Register 5	Sets the T16 Ch.2 and T16 Ch.3/T16A Ch.3 interrupt levels.			
0x4312	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART Ch.0 interrupt level.			
0x4314	ITC_LV7	Interrupt Level Setup Register 7	Sets the SPI Ch.0 and I2CM interrupt levels.			
0x4316	ITC_LV8	Interrupt Level Setup Register 8	Sets the REMC and T16A Ch.1 interrupt levels.			
0x4318	ITC_LV9	Interrupt Level Setup Register 9	Sets the ADC10 and RFC interrupt levels.			
0x431a	ITC_LV10	Interrupt Level Setup Register 10	Sets the P2 and P3 interrupt levels.			
0x431c	ITC_LV11	Interrupt Level Setup Register 11	Sets the I2CS interrupt level.			

The ITC registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Interrupt Level Setup Register x (ITC_LVx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4306	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register x		D10-8	ILV <i>n</i> [2:0]	INTn (1, 3, 21) interrupt level	0 to 7	0x0	R/W	
(ITC_LV <i>x</i>)	0x431c	D7–3	-	reserved	-	-	-	0 when being read.
	(16 bits)	D2–0	ILV <i>n</i> [2:0]	INTn (0, 2, 22) interrupt level	0 to 7	0x0	R/W	

D[15:11], D[7:3]

Reserved

D[10:8], D[2:0]

ILVn[2:0]: INTn Interrupt Level Bits (n = 0-22)

Sets the interrupt level (0 to 7) of each interrupt. (Default: 0x0)

The S1C17 Core does not accept interrupts with a level set lower than the PSR IL value.

The ITC uses the interrupt level when multiple interrupt requests occur simultaneously.

If multiple interrupt requests enabled by the interrupt enable bit occur simultaneously, the ITC sends the interrupt request with the highest level set by the ITC_LVx registers (0x4306 to 0x431c) to the S1C17 Core.

If multiple interrupt requests with the same interrupt level occur simultaneously, the interrupt with the lowest vector number is processed first.

The other interrupts are held until all interrupts of higher priority have been accepted by the S1C17 Core.

If an interrupt requests of higher priority occurs while the ITC outputs an interrupt request signal to the S1C17 Core (before acceptance by the S1C17 Core), the ITC alters the vector number and interrupt level signals to the setting details of the most recent interrupt. The immediately preceding interrupt is held.

Register	Bit	Interrupt
ITC_LV0(0x4306)	ILV0[2:0] (D[2:0])	P0 port interrupt
	ILV1[2:0] (D[10:8])	P1 port interrupt
ITC_LV1(0x4308)	ILV2[2:0] (D[2:0])	Stopwatch timer interrupt
	ILV3[2:0] (D[10:8])	Clock timer interrupt
ITC_LV2(0x430a)	ILV4[2:0] (D[2:0])	16-bit PWM timer Ch.2 interrupt
	ILV5[2:0] (D[10:8])	SVD interrupt
ITC_LV3(0x430c)	ILV6[2:0] (D[2:0])	LCD interrupt
	ILV7[2:0] (D[10:8])	16-bit PWM timer Ch.0 interrupt
ITC_LV4(0x430e)	ILV8[2:0] (D[2:0])	16-bit timer Ch.0 interrupt
	ILV9[2:0] (D[10:8])	16-bit timer Ch.1 interrupt
ITC_LV5(0x4310)	ILV10[2:0] (D[2:0])	16-bit timer Ch.2 interrupt
	ILV11[2:0] (D[10:8])	16-bit timer Ch.3 interrupt /
		16-bit PWM timer Ch.3 interrupt
ITC_LV6(0x4312)	ILV12[2:0] (D[2:0])	UART Ch.0 interrupt
	(ILV13[2:0] (D[10:8]))	Reserved
ITC_LV7(0x4314)	ILV14[2:0] (D[2:0])	SPI Ch.0 interrupt
	ILV15[2:0] (D[10:8])	I ² C master interrupt
ITC_LV8(0x4316)	ILV16[2:0] (D[2:0])	IR remote controller interrupt
	ILV17[2:0] (D[10:8])	16-bit PWM timer Ch.1 interrupt
ITC_LV9(0x4318)	ILV18[2:0] (D[2:0])	A/D converter interrupt
	ILV19[2:0] (D[10:8])	R/F converter interrupt
ITC_LV10(0x431a)	ILV20[2:0] (D[2:0])	P2 port interrupt
	ILV21[2:0] (D[10:8])	P3 port interrupt
ITC_LV11(0x431c)	ILV22[2:0] (D[2:0])	I ² C slave interrupt
	(ILV23[2:0] (D[10:8]))	Reserved

Table 6.7.2 Interrupt Level Bits

7 Clock Generator (CLG)

7.1 CLG Module Overview

The clock generator (CLG) controls the internal oscillators and the system clocks to be supplied to the S1C17 Core, on-chip peripheral modules, and external devices. The features of the CLG module are listed below.

The features of the CLG module are listed below.

- Generates the operating clocks with the built-in oscillators.
 - IOSC oscillator circuit: 2.7 MHz (typ.)
 - OSC3 oscillator circuit: 8.2 MHz (max.) crystal or ceramic oscillator circuit
 - Supports an external clock input.
 - OSC1 oscillator circuit: 32.768 kHz (typ.) crystal oscillator circuit
- Switches the system clock. The system clock source can be selected from IOSC, OSC3, and OSC1 via software.
- Generates the CPU core clock (CCLK) and controls the clock supply to the core block. The CCLK frequency can be selected from system clock × 1/1, 1/2, 1/4, and 1/8.
- Controls the clock supply to the peripheral modules.
- Turns the clocks on and off according to the CPU operating status (RUN, HALT, or SLEEP).
- Supports quick-restart processing from SLEEP mode. Turns IOSC on forcibly and switches the system clock to IOSC when SLEEP mode is canceled.
- Controls two clock outputs to external devices.

Figure 7.1.1 shows the clock system and CLG module configuration.



Figure 7.1.1 CLG Module Configuration

To reduce current consumption, control the clock in conjunction with processing and use HALT and SLEEP modes. For more information on reducing current consumption, see "Power Saving" in the appendix chapter.

7.2 CLG Input/Output Pins

Table 7.2.1 lists the input/output pins for the CLG module.

Pin name	I/O	Qty	Function
OSC1	1	1	OSC1 oscillator input pin Connect a crystal resonator (32.768 kHz) and a gate capacitor.
OSC2	0	1	OSC1 oscillator output pin Connect a crystal resonator (32.768 kHz).
OSC3	I	1	OSC3 oscillator input pin Connect a crystal or ceramic resonator (max. 8.2 MHz), a feedback resistor, and a gate capacitor.
OSC4	0	1	OSC3 oscillator output pin Connect a crystal or ceramic resonator (max. 8.2 MHz), a feedback resistor, and a drain capacitor.
EXOSC3	I	1	External OSC3 clock input pin Input an external clock used as the OSC3 clock.
FOUTA	0	1	FOUTA clock output pin Outputs a divided IOSC/OSC3 clock or the OSC1 clock.
FOUTB	0	1	FOUTB clock output pin Outputs a divided IOSC/OSC3 clock or the OSC1 clock.

Table 7.2.1 List of CLG Pins

The CLG input/output pins (OSC3, OSC4, EXOSC3, FOUTA, FOUTB) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as the CLG input/output pins. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

7.3 Oscillators

The CLG module contains three internal oscillator circuits (IOSC, OSC3, and OSC1). The IOSC and OSC3 oscillators generate the main clock for high-speed operation of the S1C17 Core and peripheral circuits. The OSC1 oscillator generates a sub-clock for timers and low-power operations. The IOSC clock is selected as the system clock after an initial reset. Oscillator on/off switching and system clock selection (from IOSC, OSC3 and OSC1) are controlled with software.

7.3.1 IOSC Oscillator

The IOSC oscillator initiates high-speed oscillation without external components. It initiates oscillation when power is turned on. The S1C17 Core and peripheral circuits operate with this oscillation clock after an initial reset.



IOSC oscillation on/off

The IOSC oscillator stops oscillating when IOSCEN/CLG_CTL register is set to 0 and starts oscillating when set to 1. The IOSC oscillator stops oscillating in SLEEP mode.

After an initial reset, IOSCEN is set to 1, and the IOSC oscillator goes on. Since the IOSC clock is used as the system clock, the S1C17 Core starts operating using the IOSC clock.

Stabilization wait time at start of IOSC oscillation

The IOSC oscillator circuit includes an oscillation stabilization wait circuit to prevent malfunctions due to unstable clock operations at the start of IOSC oscillation—e.g., when the IOSC oscillator is turned on with software. Figure 7.3.1.2 shows the relationship between the oscillation start time and the oscillation stabilization wait time.



Figure 7.3.1.2 Oscillation Start Time and Oscillation Stabilization Wait Time

The IOSC clock is not supplied to the system until the time set for this circuit has elapsed. Use IOSCWT[1:0]/ CLG_CTL register to select one of four oscillation stabilization wait times.

IOSCWT[1:0]	Oscillation stabilization wait time
0x3	8 cycles
0x2	16 cycles
0x1	32 cycles
0x0	64 cycles
	(Default: 0x0)

Table 7.3.1.1	IOSC Oscillation	Stabilization	Wait Time	Settinas
		O tabini Eathorn		001

This is set to 64 cycles (IOSC clock) after an initial reset. This means the CPU can start operating when the CPU operation start time at initial reset indicated below (at a maximum) has elapsed after the reset state is canceled. For the oscillation start time, see the "Electrical Characteristics" chapter.

CPU operation start time at initial reset \leq IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time (64 cycles)

When the system clock is switched to IOSC immediately after turning the IOSC oscillator on, the IOSC clock is supplied to the system after the IOSC clock system supply wait time indicated below (at a maximum) has elapsed. If the power supply voltage VDD has stabilized sufficiently, IOSCWT[1:0] can be set to 0x3 to reduce the oscillation stabilization wait time.

IOSC clock system supply wait time \leq IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time

7.3.2 OSC3 Oscillator

The OSC3 oscillator is a high-precision, high-speed oscillator circuit that uses either a crystal resonator or a ceramic resonator. It can be switched for use with the IOSC oscillator. Figure 7.3.2.1 shows the OSC3 oscillator configuration.



Figure 7.3.2.1 OSC3 Oscillator Circuit

A crystal resonator (X'tal3) or a ceramic resonator (Ceramic) should be connected between the OSC3 and OSC4 pins. Additionally, two capacitors (CG3 and CD3) should be connected between the OSC3/OSC4 pins and Vss.

7 CLOCK GENERATOR (CLG)

Pin configuration for the OSC3 oscillator

The OSC3 and OSC4 pins connected to the OSC3 oscillator circuit are shared with the EXOSC3 pin and I/O port pins. They are initially set as general purpose I/O port pins.

To use the OSC3 oscillator circuit, set P33MUX[1:0]/P30_P33PMUX register to 0x1 (OSC3) and P34MUX[1:0]/P34PMUX register to 0x1 (OSC4). Switching the both pin functions enables the OSC3 oscillator circuit to be used. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

OSC3 oscillation on/off

The OSC3 oscillator circuit stops oscillating when OSC3EN/CLG_CTL register is set to 0 and starts oscillating when set to 1. The OSC3 oscillator circuit stops oscillating in SLEEP mode.

The OSC3 oscillator circuit cannot be used after an initial reset. Configure the pin functions as shown above before it can be used.

Stabilization wait time at start of OSC3 oscillation

The OSC3 oscillator circuit includes an oscillation stabilization wait circuit to prevent malfunctions due to unstable clock operations at the start of OSC3 oscillation—e.g., when the OSC3 oscillator is turned on with software. The OSC3 clock is not supplied to the system until the time set for this circuit has elapsed. Use OSC3WT[1:0]/ CLG_CTL register to select one of four oscillation stabilization wait times. For the oscillation start time, see the "Electrical Characteristics" chapter.

Table 7.3.2.1 0303 Oscillation Stabilization Wait Time Settings			
OSC3WT[1:0]	Oscillation stabilization wait time		
0x3	128 cycles		
0x2	256 cycles		
0x1	512 cycles		
0x0	1024 cycles		
	,		

Table 7.3.2.1 OSC3 Oscillation Stabilization Wait Time Settings

(Default: 0x0)

This is set to 1,024 cycles (OSC3 clock) after an initial reset.

When the system clock is switched to OSC3 immediately after the OSC3 oscillator circuit is turned on, the OSC3 clock is supplied to the system after the OSC3 clock system supply wait time indicated below (at a maximum) has elapsed. For the oscillation start time, see the "Electrical Characteristics" chapter.

OSC3 clock system supply wait time \leq OSC3 oscillation start time (max.) + OSC3 oscillation stabilization wait time

Note: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time.

External OSC3 clock input

An external clock can be used as the OSC3 clock instead of the internal OSC3 clock described above. In this case, input a clock via the EXOSC3 pin. For the input clock requirements, see the "Electrical Characteristics" chapter.

To use the EXOSC3 pin, set P33MUX[1:0]/P30_P33PMUX register to 0x2 (EXOSC3). For switching port functions, see the "I/O Port (P)" chapter.

- Notes: Enabling the clock input from the EXOSC3 pin by setting P33MUX[1:0]/P30_P33PMUX register to 0x2 (EXOSC3) does not activates the oscillation stabilization wait circuit. Be sure to supply a stabilized clock.
 - The clocks (except CCLK and PCLK) for some peripheral modules do not stop in SLEEP mode if the clock input from the EXOSC3 pin is enabled. The external clock supply should be disabled while the system is placed in SLEEP mode.

7.3.3 OSC1 Oscillator

The OSC1 oscillator is a high-precision, low-speed oscillator circuit that uses a 32.768 kHz crystal resonator. The OSC1 clock is generally used as the timer operation clock (for the clock timer, stopwatch timer, watchdog timer, and 16-bit PWM timer) and an operation clock for the LCD driver, R/F converter, and supply voltage detector. It can be used as the system clock instead of the IOSC or OSC3 clock to reduce power consumption when no high-speed processing is required.

Figure 7.3.3.1 shows the OSC1 oscillator configuration.



Figure 7.3.3.1 OSC1 Oscillator Circuit

A crystal resonator (X'tal1, typ. 32.768 kHz) should be connected between the OSC1 and OSC2 pins. Additionally, trimmer capacitor Cg1 (0 to 25 pF) should be connected between the OSC1 pin and Vss.

OSC1 oscillation on/off

The OSC1 oscillator stops oscillating when OSC1EN/CLG_CTL register is set to 0 and starts oscillating when set to 1. The OSC1 oscillator circuit stops oscillating in SLEEP mode.

After an initial reset, OSC1EN is set to 0, and the OSC1 oscillator circuit is halted.

Stabilization wait time at start of OSC1 oscillation

The OSC1 oscillator includes an oscillation stabilization wait circuit (fixed at 256 cycles) to prevent malfunctions caused by unstable clock operations at the start of OSC1 oscillation—e.g., when the OSC1 oscillator is turned on with software. When the system clock is switched to OSC1 immediately after the OSC1 oscillator circuit is turned on, the OSC1 clock is supplied to the system after the OSC1 clock system supply wait time indicated below (at a maximum) has elapsed. For the oscillation start time, see the "Electrical Characteristics" chapter.

OSC1 clock system supply wait time \leq OSC1 oscillation start time (max.) + OSC1 oscillation stabilization wait time (256 cycles)

7.4 System Clock Switching

The figure below shows the system clock selector.



Figure 7.4.1 System Clock Selector

The S1C17711 has three system clock sources (IOSC, OSC3, and OSC1) and it start operating with the IOSC clock after an initial reset. The system clock can be switched to the OSC3 clock when a high-speed clock is required for the processing, or to the OSC1 clock for power saving. Use CLKSRC[1:0]/CLG_SRC register for this switching. Oscillator circuits other than those selected as the system clock source and not used for running peripheral circuits can be shut down to reduce current consumption.

7 CLOCK GENERATOR (CLG)

Table 7.4.1 System Clock Selection			
CLKSRC[1:0]	System clock source		
0x3	Reserved		
0x2	OSC3 (internal or external clock)		
0x1	OSC1		
0x0	IOSC		
	(5.4.4.6.6)		

(Default: 0x0)

The following shows system clock switching procedures:

Switching the system clock to OSC3 (internal clock) from IOSC or OSC1

- 1. Configure the OSC3 oscillator pins. (P33MUX[1:0] = 0x1, P34MUX[1:0] = 0x1)
- 2. Set the OSC3 oscillation stabilization wait time if necessary. (OSC3WT[1:0])
- 3. Turn the OSC3 oscillator on if it is off. (OSC3EN = 1)
- 4. Select the OSC3 clock as the system clock. (CLKSRC[1:0] = 0x2)
- 5. Turn the IOSC or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC1 clock.

Switching the system clock to OSC3 (external clock) from IOSC or OSC1

- 1. Supply the external OSC3 clock to the EXOSC3 pin. The clock to be supplied must be stabilized.
- 2. Enable the external OSC3 clock. (P33MUX[1:0] = 0x2)
- 3. Select the OSC3 clock as the system clock. (CLKSRC[1:0] = 0x2)
- 4. Turn the IOSC or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC1 clock.

Switching the system clock to OSC1 from IOSC or OSC3

- 1. Turn the OSC1 oscillator on. (OSC1EN = 1)
- 2. Select the OSC1 clock as the system clock. (CLKSRC[1:0] = 0x1)
- 3. Turn the IOSC or OSC3 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC3 clock.

Switching the system clock to IOSC from OSC3 or OSC1

- 1. Set the IOSC oscillation stabilization wait time if necessary. (IOSCWT[1:0])
- 2. Turn the IOSC oscillator on if it is off. (IOSCEN = 1)
- 3. Select the IOSC clock as the system clock. (CLKSRC[1:0] = 0x0)
- 4. Turn the OSC3 or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the OSC3 or OSC1 clock.
- Notes: The oscillator to be used as the system clock source must be operated before switching the system clock. Otherwise, the CLG will not switch the system clock source, even if CLK-SRC[1:0] is written to, and the CLKSRC[1:0] value will remain unchanged.

Furthermore, the system clock switching operation takes a minimum one OSC3 cycle to maximum one OSC1 cycle.

The table below lists the combinations of clock operating status and register settings enabling system clock selection.

IOSCEN	OSC3EN	OSC1EN	P33MUX[1:0]	P34MUX[1:0]	System clock
1	1	1	0x1	0x1	IOSC, OSC3, or OSC1
1	*	1	0x2	*	IOSC, EXOSC3, or OSC1
1	*	1	0x0	*	IOSC or OSC1
1	0	1	0x1	0x1	IOSC or OSC1
0	1	1	0x1	0x1	OSC3 or OSC1
0	*	1	0x2	*	EXOSC3 or OSC1

Table 7.4.2 System Clock Switching Conditions

- The oscillator circuit selected as the system clock source cannot be turned off.
- · Continuous write/read access to CLKSRC[1:0] is prohibited. At least one instruction unrelated to CLKSRC[1:0] access must be inserted between the write and read instructions.

• When SLEEP mode is canceled, the IOSC oscillator circuit is turned on (IOSCEN = 1) and is used as the system clock source (CLKSRC[1:0] = 0x0) regardless of the system clock configured before the chip entered SLEEP mode. The OSC1 and OSC3 oscillation circuits are turned off (OSC1EN = 0, OSC3EN = 0).

Canceling HALT mode does not change the clock status configured before the chip entered HALT mode.

7.5 CPU Core Clock (CCLK) Control

The CLG module includes a clock gear to slow down the system clock to send to the S1C17 Core. To reduce current consumption, operate the S1C17 Core with the slowest possible clock speed. The halt instruction can be executed to stop the clock supply from the CLG to the S1C17 Core for power savings.



Figure 7.5.1 CCLK Supply System

Clock gear settings

CCLKGR[1:0]/CLG_CCLK register is used to select the gear ratio to reduce system clock speeds.

Table 7.5.1 OCEN deal Hallo Selection			
CCLKGR[1:0]	Gear ratio		
0x3	1/8		
0x2	1/4		
0x1	1/2		
0x0	1/1		

Table 7.5.1 CCLK Gear Ratio Selection

(Default: 0x0)

Clock supply control

The CCLK clock supply is stopped by executing the halt instruction. Since this does not stop the system clock, peripheral modules will continue to operate.

HALT mode is cleared by resetting, NMI, or other interrupts. The CCLK supply resumes when HALT mode is cleared.

Executing the slp instruction suspends system clock supply to the CLG, thereby halting the CCLK supply as well. Clearing SLEEP mode with an external interrupt restarts the system clock supply and the CCLK supply.

7.6 Peripheral Module Clock (PCLK) Control

The CLG module also controls the clock supply to peripheral modules. The system clock is used unmodified for the peripheral module clock (PCLK).



Figure 7.6.1 Peripheral Module Clock Control Circuit

Clock supply control

PCLK supply is controlled by PCKEN[1:0]/CLG_PCLK register.

7 CLOCK GENERATOR (CLG)

PCKEN[1:0]	PCLK supply
0x3	Enabled (on)
0x2	Setting prohibited
0x1	Setting prohibited
0x0	Disabled (off)
	(Default: 0x3)

Table 7.6.1 PCLK Control

The default setting is 0x3, which enables the clock supply. Stop the clock supply to reduce current consumption unless all peripheral modules (modules listed below) within the internal peripheral circuit area need to be running.

Note: Do not set PCKEN[1:0]/CLG_PCLK register to 0x2 or 0x1, since doing so will stop the operation of certain peripheral modules.

Peripheral modules	Operating clock	Remarks
UART	PCLK	The PCLK supply cannot be disabled if one or more
16-bit timer		peripheral modules in these list must be operated.
SPI		The PCLK supply can be disabled if all the periph-
I ² C master		eral circuits in these list can be stopped.
I ² C slave		
Power generator		
P port & port MUX		
MISC registers		
IR remote controller		
A/D converter		
Clock timer	Divided OSC1 clock	The OSC1 oscillator circuit cannot be disabled if
Stopwatch timer		one or more peripheral modules in these list must
Watchdog timer		be operated. The PCLK supply can be disabled.
LCD driver	Clock selected by software	The oscillator circuit used as the clock source can-
Supply voltage detector	(divided IOSC/OSC3/OSC1 clock)	not be disabled (see Section 7.7 or each peripheral
R/F converter		module chapter). The PCLK supply can be disabled.
16-bit PWM timer		
FOUTA/FOUTB outputs		

Table 7.6.2 Peripheral Modules and Operating Clocks

7.7 Clock External Output (FOUTA, FOUTB)

A divided IOSC/OSC3 clock or the OSC1 clock can be output to external devices.



There are two output systems available: FOUTA and FOUTB. The FOUTA and FOUTB output circuits have the same functions.

Output pin setting

The FOUTA and FOUTB output pins are shared with I/O ports. The pin is configured for the I/O port by default, so the pin function should be changed using the port function select bit before the clock output can be used. See the "I/O Ports (P)" chapter for the FOUTA/FOUTB pins and selecting pin functions.

Clock source selection

The clock source can be selected from IOSC, OSC3, and OSC1 using FOUTASRC[1:0]/CLG_FOUTA register or FOUTBSRC[1:0]/CLG_FOUTB register.

FOUTASRC[1:0]/FOUTBSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC
	(Default: 0x0)

Table 7.7.1	Clock	Source	Selection
	Olock	Obuice	OCICCUOI

Clock frequency selection

Three different clock output frequencies can be selected when IOSC or OSC3 is used as the clock source. Select the division ratio for the source clock using FOUTAD[1:0]/CLG_FOUTA register or FOUTBD[1:0]/CLG_FOUTB register.

FOUTAD[1:0]/FOUTBD[1:0]	Division ratio
0x3	Reserved
0x2	1/4
0x1	1/2
0x0	1/1
· · · · · · · · · · · · · · · · · · ·	

Table 7.7.2 IOSC/OSC3 Division Ratio Selection

Clock output control

(Default: 0x0)

The clock output is controlled using FOUTAE/CLG_FOUTA register or FOUTBE/CLG_FOUTB register. Setting FOUTAE/FOUTBE to 1 outputs the FOUTA/FOUTB clock from the FOUTA/FOUTB pin. Setting it to 0 disables output.



Figure 7.7.2 FOUTA/FOUTB Output

Note: Since the FOUTA/FOUTB signal is not synchronized with FOUTAE/FOUTBE writing, switching output on or off will generate certain hazards.

7.8 Control Register Details

			5
Address	Register name		Function
0x5060	CLG_SRC	Clock Source Select Register	Selects the clock source.
0x5061	CLG_CTL	Oscillation Control Register	Controls oscillation.
0x5064	CLG_FOUTA	FOUTA Control Register	Controls FOUTA clock output.
0x5065	CLG_FOUTB	FOUTB Control Register	Controls FOUTB clock output.
0x5080	CLG_PCLK	PCLK Control Register	Controls the PCLK supply.
0x5081	CLG_CCLK	CCLK Control Register	Configures the CCLK division ratio.

The CLG module registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Clock Source Select Register (CLG_SRC)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Clock Source	0x5060	D7–2	-	reserved	-	-	-	-	0 when being read.
Select Register	(8 bits)	D1–0	CLKSRC[1:0]	System clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	
(CLG_SRC)					0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			

D[7:2] Reserved

D[1:0] CLKSRC[1:0]: System Clock Source Select Bits

Selects the system clock source.

Table 7.8.2 System Clock Selection					
CLKSRC[1:0]	System clock source				
0x3	Reserved				
0x2	OSC3 (internal or external clock)				
0x1	OSC1				
0x0	IOSC				
	(Default: 0x0)				

Table 7.8.2 System Clock Selection

Select IOSC or OSC3 for normal (high-speed) operations. If no high-speed clock is required, OSC1 can be set as the system clock and IOSC and OSC3 stopped to reduce current consumption.

Notes: • The oscillator to be used as the system clock source must be operated before switching the system clock. Otherwise, the CLG will not switch the system clock source, even if CLK-SRC[1:0] is written to, and the CLKSRC[1:0] value will remain unchanged.

Furthermore, the system clock switching operation takes a minimum one OSC3 cycle to maximum one OSC1 cycle.

The table below lists the combinations of clock operating status and register settings enabling system clock selection.

IOSCEN	OSC3EN	OSC1EN	P33MUX[1:0]	P34MUX[1:0]	System clock
1	1	1	0x1	0x1	IOSC, OSC3, or OSC1
1	*	1	0x2	*	IOSC, EXOSC3, or OSC1
1	*	1	0x0	*	IOSC or OSC1
1	0	1	0x1	0x1	IOSC or OSC1
0	1	1	0x1	0x1	OSC3 or OSC1
0	*	1	0x2	*	EXOSC3 or OSC1

Table 7.8.3 System Clock Switching Conditions

- The oscillator circuit selected as the system clock source cannot be turned off.
- Continuous write/read access to CLKSRC[1:0] is prohibited. At least one instruction unrelated to CLKSRC[1:0] access must be inserted between the write and read instructions.
- When SLEEP mode is canceled, the IOSC oscillator circuit is turned on (IOSCEN = 1) and is used as the system clock source (CLKSRC[1:0] = 0x0) regardless of the system clock configured before the chip entered SLEEP mode. The OSC1 and OSC3 oscillation circuits are turned off (OSC1EN = 0, OSC3EN = 0).

Canceling HALT mode does not change the clock status configured before the chip entered HALT mode.

Oscillation Control Register (CLG_CTL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Oscillation	0x5061	D7–6	IOSCWT[1:0]	IOSC wait cycle select	IOSCWT[1:0]	Wait cycle	0x0	R/W	
Control Register	(8 bits)				0x3	8 cycles	1		
(CLG_CTL)					0x2	16 cycles			
					0x1	32 cycles			
					0x0	64 cycles			
		D5–4	OSC3WT[1:0]	OSC3 wait cycle select	OSC3WT[1:0]	Wait cycle	0x0	R/W	
					0x3	128 cycles			
					0x2	256 cycles			
					0x1	512 cycles			
					0x0	1024 cycles			
		D3	-	reserved		-	-	-	0 when being read.
		D2	IOSCEN	IOSC enable	1 Enable	0 Disable	1	R/W	
		D1	OSC1EN	OSC1 enable	1 Enable	0 Disable	0	R/W	
		D0	OSC3EN	OSC3 enable	1 Enable	0 Disable	0	R/W	1

D[7:6] IOSCWT[1:0]: IOSC Wait Cycle Select Bits

An oscillation stabilization wait time is set to prevent malfunctions due to unstable clock operations at the start of IOSC oscillation.

The IOSC clock is not supplied to the system immediately after IOSC oscillation starts until the time set here has elapsed.

Table 7.8.4 1050 Oscillation Stabilization Wait Time Settings					
IOSCWT[1:0]	Oscillation stabilization wait time				
0x3	8 cycles				
0x2	16 cycles				
0x1	32 cycles				
0x0	64 cycles				
	(Default: 0x0)				

Table 7.8.4 IOSC Oscillation Stabilization Wait Time Settings

This is set to 64 cycles (IOSC clock) after an initial reset. This means the CPU can start operating when the CPU operation start time at initial reset indicated below (at a maximum) has elapsed after the reset state is canceled.

CPU operation start time at initial reset \leq IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time (64 cycles)

When the system clock is switched to IOSC immediately after turning the IOSC oscillator on, the IOSC clock is supplied to the system after the IOSC clock system supply wait time indicated below (at a maximum) has elapsed. If the power supply voltage VDD has stabilized sufficiently, IOSCWT[1:0] can be set to 0x3 to reduce the oscillation stabilization wait time.

IOSC clock system supply wait time \leq IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time

D[5:4] OSC3WT[1:0]: OSC3 Wait Cycle Select Bits

An oscillation stabilization wait time is set to prevent malfunctions due to unstable clock operation at the start of OSC3 oscillation.

The OSC3 clock is not supplied to the system immediately after OSC3 oscillation starts—e.g., when the OSC3 oscillator is turned on with software—until the time set here has elapsed.

OSC3WT[1:0]	Oscillation stabilization wait time
0x3	128 cycles
0x2	256 cycles
0x1	512 cycles
0x0	1024 cycles
	(Dofault: 0x0)

 Table 7.8.5
 OSC3 Oscillation
 Stabilization
 Wait Time Settings

(Default: 0x0)

This is set to 1,024 cycles (OSC3 clock) after an initial reset.

When the system clock is switched to OSC3 immediately after the OSC3 oscillator circuit is turned on, the OSC3 clock is supplied to the system after the OSC3 clock system supply wait time indicated below (at a maximum) has elapsed.

OSC3 clock system supply wait time \leq OSC3 oscillation start time (max.) + OSC3 oscillation stabilization wait time

Note: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time.

D3 Reserved

D2 IOSCEN: IOSC Enable Bit

Enables or disables IOSC oscillator operations. 1 (R/W): Enabled (on) (default) 0 (R/W): Disabled (off)

Note: The IOSC oscillator cannot be stopped if the IOSC clock is being used as the system clock.

D1 OSC1EN: OSC1 Enable Bit

Enables or disables OSC1 oscillator operations.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

When the system clock is switched to OSC1 immediately after the OSC1 oscillator circuit is turned on, the OSC1 clock is supplied to the system after the OSC1 clock system supply wait time indicated below (at a maximum) has elapsed.

OSC1 clock system supply wait time \leq OSC1 oscillation start time (max.) + OSC1 oscillation stabilization wait time (256 cycles)

Note: The OSC1 oscillator cannot be stopped if the OSC1 clock is being used as the system clock.

D0 OSC3EN: OSC3 Enable Bit

Enables or disables OSC3 oscillator operations. 1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

Note: The OSC3 oscillator cannot be stopped if the OSC3 clock is being used as the system clock.

FOUTA Control Register (CLG_FOUTA)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FOUTA Control	0x5064	D7–6	-	reserved	-	_	-	-	0 when being read.
Register	(8 bits)	D5–4	FOUTAD	FOUTA clock division ratio select	FOUTAD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTA)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	FOUTASRC	FOUTA clock source select	FOUTASRC[1:0]	Clock source	0x0	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	FOUTAE	FOUTA output enable	1 Enable	0 Disable	0	R/W	

D[7:6] Reserved

D[5:4] FOUTAD[1:0]: FOUTA Clock Division Ratio Select Bits

Selects the clock division ratio to set the FOUTA clock frequency when IOSC or OSC3 is used as the clock source.

FOUTAD[1:0]	Division ratio		
0x3	Reserved		
0x2	1/4		
0x1	1/2		
0x0	1/1		

Table 7.8.6 IOSC/OSC3 Division Ratio Selection

(Default: 0x0)

When OSC1 is used as the clock source, FOUTAD[1:0] is ineffective and the OSC1 clock is output without frequency division.

D[3:2] FOUTASRC[1:0]: FOUTA Clock Source Select Bits

Selects the FOUTA clock source.

Table 7.8.7	FOUTA Clock Source Selection	n
-------------	------------------------------	---

FOUTASRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC

(Default: 0x0)

D1 Reserved

D0 FOUTAE: FOUTA Output Enable Bit

Enables or disables FOUTA clock external output. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

Setting FOUTAE to 1 outputs the FOUTA clock from the FOUTA pin. Setting it to 0 stops the output.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FOUTB Control	0x5065	D7–6	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D5–4	FOUTBD	FOUTB clock division ratio select	FOUTBD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTB)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	FOUTBSRC	FOUTB clock source select	FOUTBSRC[1:0]	Clock source	0x0	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	FOUTBE	FOUTB output enable	1 Enable	0 Disable	0	R/W	

FOUTB Control Register (CLG_FOUTB)

D[7:6] Reserved

D[5:4] FOUTBD[1:0]: FOUTB Clock Division Ratio Select Bits

Selects the clock division ratio to set the FOUTB clock frequency when IOSC or OSC3 is used as the clock source.

Table 7.8.8	IOSC/OSC3 Division Ratio Selection	
-------------	---	--

FOUTBD[1:0]	Division ratio
0x3	Reserved
0x2	1/4
0x1	1/2
0x0	1/1
	(Defeuilt: 0.0)

(Default: 0x0)

When OSC1 is used as the clock source, FOUTBD[1:0] is ineffective and the OSC1 clock is output without frequency division.

D[3:2] FOUTBSRC[1:0]: FOUTB Clock Source Select Bits

Selects the FOUTB clock source.

Table 7.8.9 FOUTB Clock Source Selection						
FOUTBSRC[1:0]	Clock source					
0x3	Reserved					
0x2	OSC3					
0x1	OSC1					
0x0	IOSC					

(Default: 0x0)

D1 Reserved

D0 FOUTBE: FOUTB Output Enable Bit

Enables or disables FOUTB clock external output. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

Setting FOUTBE to 1 outputs the FOUTB clock from the FOUTB pin. Setting it to 0 stops the output.

PCLK Control Register (CLG_PCLK)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PCLK Control	0x5080	D7–2	-	reserved	-	_	-	-	0 when being read.
Register	(8 bits)	D1–0	PCKEN[1:0]	PCLK enable	PCKEN[1:0]	PCLK supply	0x3	R/W	
(CLG_PCLK)					0x3	Enable			
					0x2	Not allowed			
					0x1	Not allowed			
					0x0	Disable			

D[7:2] Reserved

D[1:0] PCKEN[1:0]: PCLK Enable Bits

Enables or disables clock (PCLK) supply to the internal peripheral modules.

PCKEN[1:0]	PCLK supply					
0x3	Enabled (on)					
0x2	Setting prohibited					
0x1	Setting prohibited					
0x0	Disabled (off)					
	(Defeuilt: 0x2)					

Table 7.8.10 PCLK Control

(Default: 0x3)

The PCKEN[1:0] default setting is 0x3, which enables clock supply.

Peripheral modules that use PCLK

- UART
- 16-bit timer
- SPI
- I²C master
- I²C slave
- Power generator
- P port & port MUX
- MISC registers
- IR remote controller
- A/D converter

The PCLK supply cannot be disabled if one or more peripheral modules in these list must be operated. The PCLK supply can be disabled if all the peripheral circuits in these list can be stopped. Stop the PCLK supply to reduce current consumption if all the peripheral modules listed above are not required.

Peripheral modules/functions that do not use PCLK

- Clock timer
- Stopwatch timer
- Watchdog timer
- LCD driver
- Supply voltage detector
- R/F converter
- 16-bit PWM timer
- FOUTA/FOUTB outputs

These peripheral modules/functions can operate even if PCLK is stopped.

Note: Do not set PCKEN[1:0] to 0x2 or 0x1, since doing so will stop the operation of certain peripheral modules.

CCLK Control Register (CLG_CCLK)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
CCLK Control	0x5081	D7–2	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D1–0	CCLKGR[1:0]	CCLK clock gear ratio select	CCLKGR[1:0]	Gear ratio	0x0	R/W	
(CLG_CCLK)					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

D[7:2] Reserved

D[1:0] CCLKGR[1:0]: CCLK Clock Gear Ratio Select Bits

Selects the gear ratio for reducing system clock speed and sets the CCLK clock speed for operating the S1C17 Core. To reduce current consumption, operate the S1C17 Core using the slowest possible clock speed.

CCLKGR[1:0]	Gear ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

Table 7.8.11 CCLK Gear Ratio Selection

(Default: 0x0)

8 I/O Ports (P)

8.1 P Module Overview

The P ports are general-purpose digital inputs/outputs that allow software to control the input/output direction, pullup resistor, and input interface level. These ports are shared with internal peripheral module inputs/outputs, and the pin functions can be switched by setting the registers. A number of port groups can generate interrupts caused by a transition of the input signal.

The following shows the features of the P module:

- Maximum 29 I/O ports (P0[7:0], P1[7:0], P2[7:0], P3[4:0]) are available.
 * The number of ports for general-purpose use depends on the peripheral functions used.
- Each port has a pull-up resistor that can be enabled with software.
- · Supports two input interface levels selectable with software: CMOS Schmitt level or CMOS level
- The P0 to P3 ports can generate input interrupts at the signal edge selected with software.
- The P0 to P3 ports include a chattering filter.
- Can generate an initial reset by entering low level simultaneously to the P0 ports selected with software.
- All port provide a port function select bit to configure the pin function (for GPIO or peripheral functions).

Figure 8.1.1 shows the I/O port configuration.



Figure 8.1.1 I/O Port Configuration

- **Notes:** The PCLK clock must be supplied from the clock generator to access the I/O port. The PCLK clock is also needed to operate the P0–P3 chattering filters.
 - The "xy" in the register and bit names refers to the port number (Pxy, x = 0 to 3, y = 0 to 7). Example: PxINy/Px_IN register
 P00: P0IN0/P0_IN register
 - P17: P1IN7/P1_IN register

8.2 Input/Output Pin Function Selection (Port MUX)

The I/O port pins share peripheral module input/output pins. Each pin can be configured for use as an I/O port or for a peripheral module function via the corresponding port function-select bits. Pins not used for peripheral modules can be used as general-purpose I/O ports.

	1			
Pin function 1	Pin function 2	Pin function 3	Pin function 4	Port function select bits
P <i>xy</i> MUX[1:0] = 0x0	PxyMUX[1:0] = 0x1	P <i>xy</i> MUX[1:0] = 0x2	P <i>xy</i> MUX[1:0] = 0x3	
P00/EXCL0 (T16A)	RFCLKO (RFC)	REMI (REMC)	-	P00MUX[1:0]/P00_03PMUX register
P01/EXCL1 (T16A)	LFRO (LCD)	REMO (REMC)	-	P01MUX[1:0]/P00_03PMUX register
P02	SIN0 (UART)	TOUT0/CAP0 (T16A)	-	P02MUX[1:0]/P00_03PMUX register
P03	SOUT0 (UART)	TOUT1/CAP1 (T16A)	-	P03MUX[1:0]/P00_03PMUX register
P04	SDI0 (SPI)	TOUT2/CAP2 (T16A)	-	P04MUX[1:0]/P04_07PMUX register
P05	SDO0 (SPI)	TOUT3/CAP3 (T16A)	-	P05MUX[1:0]/P04_07PMUX register
P06	SENB0 (RFC)	SPICLK0 (SPI)	-	P06MUX[1:0]/P04_07PMUX register
P07	SENA0 (RFC)	#SPISS0 (SPI)	-	P07MUX[1:0]/P04_07PMUX register
P10	REF0 (RFC)	TOUT4/CAP4 (T16A)	-	P10MUX[1:0]/P10_13PMUX register
P11	RFIN0 (RFC)	TOUT5/CAP5 (T16A)	-	P11MUX[1:0]/P10_13PMUX register
P12	RFIN1 (RFC)	-	-	P12MUX[1:0]/P10_13PMUX register
P13	REF1 (RFC)	-	-	P13MUX[1:0]/P10_13PMUX register
P14	SENA1 (RFC)	-	-	P14MUX[1:0]/P14_17PMUX register
P15	SENB1 (RFC)	-	-	P15MUX[1:0]/P14_17PMUX register
P16	SCLK0 (UART)	#ADTRG (ADC10)	-	P16MUX[1:0]/P14_17PMUX register
P17	SCL1 (I2CS)	SCL0 (I2CM)	-	P17MUX[1:0]/P14_17PMUX register
P20	SDA1 (I2CS)	SDA0 (I2CM)	-	P20MUX[1:0]/P20_23PMUX register
P21	AIN7 (ADC10)	#BFR (I2CS)	-	P21MUX[1:0]/P20_23PMUX register
P22/EXCL2 (T16A)	AIN6 (ADC10)	SCL0 (I2CM)	-	P22MUX[1:0]/P20_23PMUX register
P23/EXCL3 (T16A)	AIN5 (ADC10)	SDA0 (I2CM)	-	P23MUX[1:0]/P20_23PMUX register
P24	AIN4 (ADC10)	FOUTA (CLG)	_	P24MUX[1:0]/P24_27PMUX register
P25	AIN3 (ADC10)	FOUTB (CLG)	_	P25MUX[1:0]/P24_27PMUX register
P26	AIN2 (ADC10)	TOUT6/CAP6 (T16A)	_	P26MUX[1:0]/P24_27PMUX register
P27	AIN1 (ADC10)	TOUT7/CAP7 (T16A)	-	P27MUX[1:0]/P24_27PMUX register
P30	AIN0 (ADC10)	-	-	P30MUX[1:0]/P30_33PMUX register
DSIO (DBG)	P31	-	_	P31MUX[1:0]/P30_33PMUX register
DST2 (DBG)	P32	-	_	P32MUX[1:0]/P30_33PMUX register
P33	OSC3 (CLG)	EXOSC3 (CLG)	_	P33MUX[1:0]/P30_33PMUX register
P34	OSC4 (CLG)	-	-	P34MUX[1:0]/P34PMUX register

Table 8.2.1	Input/Output	Pin Function	Selection
-------------	--------------	--------------	-----------

At initial reset, each I/O port pin (Pxy) is initialized for the default function ("Pin function 1" in Table 8.2.1).

Pins P00, P01, P22, and P23 can also be used as 16-bit PWM timer external clock input pins by setting them to input mode. However, general-purpose input port function is also effective in this case.

For information on functions other than the I/O ports, see the descriptions of the peripheral modules indicated in parentheses. The sections below describe port functions with the pins set as general-purpose I/O ports.

8.3 Data Input/Output

Data input/output control

The I/O ports allow selection of the data input/output direction for each bit using PxOENy/Px_OEN register and PxIENy/Px_IEN register. PxOENy enables and disables data output, while PxIENy enables and disables data input.

P <i>x</i> OEN <i>y</i>	PxIENy	P <i>x</i> PU <i>y</i>	Port status			
output control	input control	pull-up control				
0	1	0	Functions as an input port (pull-up off).			
			The port pin (external input signal) value can be read out from			
			PxINy (input data). Output is disabled.			
0	1	1	Functions as an input port (pull-up on). (Default)			
			The port pin (external input signal) value can be read out from			
			PxINy (input data). Output is disabled.			
1	0	1 or 0	Functions as an output port (pull-up off).			
			Input is disabled. The value read from PxINy (input data) is 0.			
1	1	1 or 0	Functions as an output port (pull-up off).			
			Input is also enabled. The port pin value (output value) can be			
			read out from PxINy (input data).			
0	0	0	The pin is placed into high-impedance status (pull-up off).			
			Output and input are both disabled. The value read from $P_X IN_V$			
			(input data) is 0.			
0	0	1	The pin is placed into high-impedance status (pull-up on).			
			Output and input are both disabled. The value read from $PxINy$			
			(input data) is 0.			

Table 8.3.1 Data Input/Output Status

The input/output direction of ports with a peripheral module function selected is controlled by the peripheral module. PxOENy and PxIENy settings are ignored.

Data input

To input the port pin status and read out the value, enable input by setting PxIENy to 1 (default).

To input an external signal, PxOENy should also be set to 0 (default). The I/O port is placed into high-impedance status and it functions as an input port (input mode). The port is pulled up if pull-up is enabled by $PxPUy/Px_PU$ register.

In input mode, the input pin status can be read out directly from $PxINy/Px_IN$ register. The value read will be 1 when the input pin is at High (VDD) level and 0 when it is at Low (Vss) level.

The port pin status is always input when PxIENy is 1, even if output is enabled (PxOENy = 1) (output mode). In this case, the value actually output from the port can be read out from PxINy.

When PxIENy is set to 0, input is disabled, and 0 will be read out from PxINy.

Data output

To output data from the port pin, enable output by setting PxOENy to 1 (set to output mode). The I/O port then functions as an output port, and the value set in the $PxOUTy/Px_OUT$ register is output from the port pin. The port pin outputs High (VDD) level when PxOUTy is set to 1 and Low (Vss) level when set to 0. Note that the port will not be pulled up in output mode, even if pull-up is enabled by PxPUy.

Writing to PxOUTy is possible without affecting pin status, even in input mode.

8.4 Pull-up Control

The I/O port contains a pull-up resistor that can be enabled or disabled individually for each bit using $PxPUy/Px_PU$ register. Setting PxPUy to 1 (default) enables the pull-up resistor and pulls up the port pin in input mode. It will not be pulled up if set to 0. The PxPUy setting is ignored and not pulled up in output mode, regardless of how the PxIENy is set.

I/O ports that are not used should be set with pull-up enabled.

This pull-up setting is also enabled for ports for which the peripheral module function has been selected.

A delay will occur in the waveform rising edge depending on time constants such as pull-up resistance and pin load capacitance if the port pin is switched from Low level to High level through the internal pull-up resistor. An appropriate wait time must be set for the I/O port loading. The wait time set should be a value not less than that calculated from the following equation.

Wait time = $R_{IN} \times (C_{IN} + load capacitance on board) \times 1.6 [s]$

RIN: pull-up resistance maximum value, CIN: pin capacitance maximum value

8.5 Input Interface Level

The I/O port input interface level can be selected individually for each bit using $PxSMy/Px_SM$ register. Setting PxSMy to 1 (default) selects CMOS Schmitt level; setting to 0 selects CMOS level.

8.6 P0–P3 Port Chattering Filter Function

The P0 to P3 ports include a chattering filter circuit for key entry that can be disabled or enabled with a check time specified individually for the four Px[3:0] and Px[7:4] ports using $PxCF1[2:0]/Px_CHAT$ register and $PxCF2[2:0]/Px_CHAT$ register, respectively.

Table 6.6.1 Chattening Filter Function Settings						
PxCF1[2:0]/PxCF2[2:0]	Check time *					
0x7	16384/fpclк (8 ms)					
0x6	8192/fpclk (4 ms)					
0x5	4096/fpclk (2 ms)					
0x4	2048/fpclk (1 ms)					
0x3	1024/fpclk (512 µs)					
0x2	512/fpclk (256 µs)					
0x1	256/fpclk (128 µs)					
0x0	No check time (off)					

Table 8.6.1	Chattering Filter F	Function Settings
-------------	---------------------	-------------------

(Default: 0x0, * when PCLK = 2 MHz)

- **Notes:** An unexpected interrupt may occur after SLEEP status is canceled if the slp instruction is executed while the chattering filter function is enabled. The chattering filter must be disabled before placing the CPU into SLEEP status.
 - The chattering filter check time refers to the maximum pulse width that can be filtered. Generating an input interrupt requires a minimum input time of the check time and a maximum input time of twice the check time.
 - The Px port interrupt must be disabled before setting the Px_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent Px port interrupt. Also the chattering filter circuit requires a maximum of twice the check time for stabilizing the operation status. Before enabling the interrupt, make sure that the stabilization time has elapsed.

8.7 Port Input Interrupt

The P0 to P3 ports include input interrupt functions.

Select which of the 29 ports are to be used for interrupts based on requirements. You can also select whether interrupts are generated for either the rising edge or falling edge of the input signals. Figure 8.7.1 shows the port input interrupt circuit configuration.



Figure 8.7.1 Port Input Interrupt Circuit Configuration

Interrupt port selection

Select the port generating an interrupt using PxIEy/Px_IMSK register. Setting PxIEy to 1 enables interrupt generation by the corresponding port. Setting to 0 (default) disables interrupt generation.

Interrupt edge selection

Port input interrupts can be generated at either the rising edge or falling edge of the input signal. Select the edge used to generate interrupts using PxEDGEy/Px_EDGE register.

Setting PxEDGEy to 1 generates port input interrupts at the input signal falling edge. Setting it to 0 (default) generates interrupts at the rising edge.

Interrupt flags

The ITC is able to accept four interrupt requests from the P0, P1, P2, and P3 ports, and the P port module contains interrupt flags $PxIFy/Px_IFLG$ register corresponding to the individual 29 ports to enable individual control of the 29 Pxy port interrupts. PxIFy is set to 1 at the specified edge (rising or falling edge) of the input signal. If the corresponding PxIEy has been set to 1, an interrupt request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. PxIFy is reset by writing 1.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The P port module interrupt flag PxIFy must be reset in the interrupt handler routine after a port interrupt has occurred to prevent recurring interrupts.
 - To prevent generating unnecessary interrupts, reset the relevant PxIFy before enabling interrupts for the required port using PxIEy.

8.8 P0 Port Key-Entry Reset

Entering low level simultaneously to the ports (P00–P03) selected with software triggers an initial reset. The ports used for the reset function can be selected with the P0KRST[1:0]/P0_KRST register.

Table 0.0.1 Configuration of 1 of off fley Entry fleset						
P0KRST[1:0]	Port used for resetting					
0x3	P00, P01, P02, P03					
0x2	P00, P01, P02					
0x1	P00, P01					
0x0	Not used					
	(Default: 0x0)					

Table 0.01	Configuration	of DO Dort K	OV Entry Booot
1able 0.0.1	Configuration	UFUFUILF	Cey-Entry Reset

For example, if P0KRST[1:0] is set to 0x3, an initial reset will take place when the four ports P00–P03 are set to low level at the same time.

Note: The P0 port key-entry reset function cannot be used for power-on reset as it must be enabled with software.

8.9 Control Register Details

Table 8.9 ·	List	of I/O	Port	Control	Registers
10010 0.0.			1 011	001101	ricgisters

Address		Register name	Function					
0x5200			P0 port input data					
0x5201	P0 OUT	P0 Port Output Data Register	P0 port output data					
0x5202	P0_OEN	P0 Port Output Enable Register	Enables P0 port outputs.					
0x5203	P0 PU	P0 Port Pull-up Control Register	Controls the P0 port pull-up resistor.					
0x5204	P0 SM	P0 Port Schmitt Trigger Control Register	Controls the P0 port Schmitt trigger input.					
0x5205	P0_IMSK	P0 Port Interrupt Mask Register	Enables P0 port interrupts.					
0x5206	P0 EDGE	P0 Port Interrupt Edge Select Register	Selects the signal edge for generating P0 port interrupts.					
0x5207	P0_IFLG	P0 Port Interrupt Flag Register	Indicates/resets the P0 port interrupt occurrence status.					
0x5208	P0_CHAT	P0 Port Chattering Filter Control Register	Controls the P0 port chattering filter.					
0x5209	P0 KRST	P0 Port Key-Entry Reset Configuration Register	Configures the P0 port key-entry reset function.					
0x520a	P0 IEN	P0 Port Input Enable Register	Enables P0 port inputs.					
0x5210	P1 IN	P1 Port Input Data Register	P1 port input data					
0x5211	P1 OUT	P1 Port Output Data Register	P1 port output data					
0x5212	P1 OEN	P1 Port Output Enable Register	Enables P1 port outputs.					
0x5212	P1 PU	P1 Port Pull-up Control Register	Controls the P1 port pull-up resistor.					
0x5214	P1 SM	P1 Port Schmitt Trigger Control Register	Controls the P1 port Schmitt trigger input.					
0x5214 0x5215	P1 IMSK	P1 Port Interrupt Mask Register	Enables P1 port interrupts.					
0x5215 0x5216	P1_EDGE	P1 Port Interrupt Edge Select Register	Selects the signal edge for generating P1 port interrupts.					
0x5210 0x5217	P1 IFLG	P1 Port Interrupt Flag Register	Indicates/resets the P1 port interrupt occurrence status.					
0x5217 0x5218	P1_CHAT		Controls the P1 port chattering filter.					
0x5218 0x521a		P1 Port Chattering Filter Control Register						
0x521a 0x5220	P1_IEN	P1 Port Input Enable Register	Enables P1 port inputs.					
0x5220 0x5221	P2_IN	P2 Port Input Data Register	P2 port input data					
0x5221 0x5222	P2_OUT P2_OEN	P2 Port Output Data Register	P2 port output data					
		P2 Output Enable Register	Enables P2 port outputs.					
0x5223	P2_PU	P2 Port Pull-up Control Register	Controls the P2 port pull-up resistor.					
0x5224	P2_SM	P2 Port Schmitt Trigger Control Register	Controls the P2 port Schmitt trigger input.					
0x5225	P2_IMSK	P2 Port Interrupt Mask Register	Enables P2 port interrupts.					
0x5226	P2_EDGE	P2 Port Interrupt Edge Select Register	Selects the signal edge for generating P2 port interrupts.					
0x5227	P2_IFLG	P2 Port Interrupt Flag Register	Indicates/resets the P2 port interrupt occurrence status.					
0x5228	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2 port chattering filter.					
0x522a	P2_IEN	P2 Port Input Enable Register	Enables P2 port inputs.					
0x5230	P3_IN	P3 Port Input Data Register	P3 port input data					
0x5231	P3_OUT	P3 Port Output Data Register	P3 port output data					
0x5232	P3_OEN	P3 Port Output Enable Register	Enables P3 port outputs.					
0x5233	P3_PU	P3 Port Pull-up Control Register	Controls the P3 port pull-up resistor.					
0x5234	P3_SM	P3 Port Schmitt Trigger Control Register	Controls the P3 port Schmitt trigger input.					
0x5235	P3_IMSK	P3 Port Interrupt Mask Register	Enables P3 port interrupts.					
0x5236	P3_EDGE	P3 Port Interrupt Edge Select Register	Selects the signal edge for generating P3 port interrupts.					
0x5237	P3_IFLG	P3 Port Interrupt Flag Register	Indicates/resets the P3 port interrupt occurrence status.					
0x5238	P3_CHAT	P3 Port Chattering Filter Control Register	Controls the P3 port chattering filter.					
0x523a	P3_IEN	P3 Port Input Enable Register	Enables P3 port inputs.					
0x52a0	P00_03PMUX	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.					
0x52a1	P04_07PMUX	P0[7:4] Port Function Select Register	Selects the P0[7:4] port functions.					
0x52a2	P10_13PMUX	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.					
0x52a3	P14_17PMUX	P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.					
0x52a4	P20_23PMUX	P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.					
0x52a5	P24_27PMUX	P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions.					
0x52a6	P30_33PMUX	P3[3:0] Port Function Select Register	Selects the P3[3:0] port functions.					
0x52a7	P34PMUX	P34 Port Function Select Register	Selects the P34 port functions.					

The I/O port registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Px Port Input Data Registers (Px_IN)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
Px Port Input	0x5200	D7–0	P <i>x</i> IN[7:0]	Px[7:0] port input data	1 1 (H)	0 0 (L)	×	R	
Data Register	0x5210								
(P <i>x</i> _IN)	0x5220								
	0x5230								
	(8 bits)								

Note: P3IN[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxIN[7:0]: Px[7:0] Port Input Data Bits

The port pin status can be read out. (Default: external input status)

1 (R): High level

0 (R): Low level

PxINy corresponds directly to the Pxy pin. The pin voltage level can be read out when input is enabled (PxIENy = 1) (even if output is also enabled (PxOENy = 1)). The value read out will be 1 when the pin voltage is High and 0 when Low.

The value read out is 0 when input is disabled (PxIENy = 0). Writing operations to the read-only PxINy is disabled.

Px Port Output Data Registers (Px_OUT)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
Px Port Output	0x5201	D7–0	P <i>x</i> OUT[7:0]	Px[7:0] port output data	1 1 (H) (0 (L)	0	R/W	
Data Register	0x5211								
(P <i>x</i> _OUT)	0x5221								
	0x5231								
	(8 bits)								

Note: P3OUT[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxOUT[7:0]: Px[7:0] Port Output Data Bits

Sets the data to be output from the port pin. 1 (R/W): High level

0 (R/W): Low level (default)

PxOUTy corresponds directly to the Pxy pins. The data written will be output unchanged from the port pins when output is enabled (PxOENy = 1). The port pin will be High when the data bit is set to 1 and Low when set to 0.

Port data can also be written when output is disabled (PxOENy = 0) (the pin status is unaffected).

Px Port Output Enable Registers (Px_OEN)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Px Port	0x5202	D7–0	PxOEN[7:0]	Px[7:0] port output enable	1	Enable	0	Disable	0	R/W	
Output Enable	0x5212										
Register	0x5222										
(P <i>x</i> _OEN)	0x5232										
	(8 bits)										

Note: P3OEN[4:0] only are available for the P3 ports. Other bits are reserved and D5 is fixed at 1 and D[7:6] are fixed at 0.

D[7:0] PxOEN[7:0]: Px[7:0] Port Output Enable Bits

Enables or disables port outputs.

1 (R/W): Enabled

0 (R/W): Disabled (default)

PxOENy is the output enable bit that corresponds directly to Pxy port. Setting to 1 enables output and the data set in PxOUTy is output from the port pin. Output is disabled when PxOENy is set to 0, and the port pin is set into high-impedance status. The peripheral module determines whether output is enabled or disabled when the port is used for a peripheral module function.

Refer to Table 8.3.1 for more information on input/output status for ports, including settings other than for the PxOEN register.

Px Port Pull-up Control Registers (Px_PU)

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
Px Port Pull-up	0x5203	D7–0	P <i>x</i> PU[7:0]	Px[7:0] port pull-up enable	1	Enable	0	Disable	1	R/W	
Control Register	0x5213								(0xff)		
(P <i>x</i> _PU)	0x5223								. ,		
	0x5233										
	(8 bits)										

Note: P3PU[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxPU[7:0]: Px[7:0] Port Pull-up Enable Bits

Enables or disables the pull-up resistor included in each port.

1 (R/W): Enabled (default)

0 (R/W): Disabled

PxPUy is the pull-up control bit that corresponds directly to the Pxy port. Setting to 1 enables the pullup resistor and the port pin will be pulled up when output is disabled (PxOENy = 0). When PxPUy is set to 0, the pin will not be pulled up.

When output is enabled (PxOENy = 1), the PxPUy setting is ignored, and the pin is not pulled up.

I/O ports that are not used should be set with pull-up enabled.

This pull-up setting is also enabled for ports for which the peripheral module input function is selected.

Px Port Schmitt Trigger Control Registers (Px_SM)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Px Port Schmitt	0x5204	D7–0	PxSM[7:0]	Px[7:0] port Schmitt trigger input	1	Enable	0	Disable	1	R/W	
Trigger Control	0x5214			enable		(Schmitt)		(CMOS)	(0xff)		
Register	0x5224										
(P <i>x</i> _SM)	0x5234										
	(8 bits)										

Note: P3SM[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxSM[7:0]: Px[7:0] Port Schmitt Trigger Input Enable Bits

Enables or disables the Schmitt trigger input buffer for each port.

1 (R/W): Enable (Schmitt) (default)

0 (R/W): Disable (CMOS level)

PxSMy is the Schmitt input control bit that corresponds directly to the Pxy port. Setting to 1 enables the Schmitt input buffer, and setting to 0 uses the CMOS level input buffer.

Px Port Interrupt Mask Registers (Px_IMSK)

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
Px Port	0x5205	D7–0	PxIE[7:0]	Px[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Mask	0x5215										
Register	0x5225										
(Px_IMSK)	0x5235										
	(8 bits)										

Note: P3IE[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxIE[7:0]: Px[7:0] Port Interrupt Enable Bits

Enables or disables each port interrupt.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting PxIEy to 1 enables the corresponding Pxy port input interrupt, while setting to 0 disables the interrupt. Status changes for the input pins with interrupt disabled do not affect interrupt occurrence.

Px Port Interrupt Edge Select Registers (Px_EDGE)

Register name	Address	Bit	Name	Function		Setting			R/W	Remarks
Px Port	0x5206	D7–0	PxEDGE[7:0]	Px[7:0] port interrupt edge select	1	Falling edge 0	Rising edge	0	R/W	
Interrupt Edge	0x5216									
Select Register	0x5226									
(Px_EDGE)	0x5236									
	(8 bits)									

Note: P3EDGE[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxEDGE[7:0]: Px[7:0] Port Interrupt Edge Select Bits

Selects the input signal edge for generating each port interrupt. 1 (R/W): Falling edge 0 (R/W): Rising edge (default)

Port interrupts are generated at the input signal falling edge when PxEDGEy is set to 1 and at the rising edge when set to 0.

Px Port Interrupt Flag Registers (Px IFLG)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
P <i>x</i> Port Interrupt Flag Register (P <i>x</i> _IFLG)	0x5207 0x5217 0x5227 0x5237 (8 bits)	D7–0	P <i>x</i> IF[7:0]	Px[7:0] port interrupt flag	Cause of interrupt occurred	Cause of interrupt not occurred		R/W	Reset by writing 1.

Note: P3IF[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxIF[7:0]: Px[7:0] Port Interrupt Flag Bits

These are interrupt flags indicating the interrupt cause occurrence status.

- 1 (R): Interrupt cause occurred
- 0 (R): No interrupt cause occurred (default)
- 1 (W): Reset flag
- 0 (W): Ignored

PxIFy is the interrupt flag corresponding to the individual 29 ports of P0 to P3 and is set to 1 at the specified edge (rising or falling edge) of the input signal. When the corresponding PxIEy/Px_IMSK register has been set to 1, a port interrupt request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

PxIFy is reset by writing 1.

- **Notes:** The P port module interrupt flag PxIFy must be reset in the interrupt handler routine after a port interrupt has occurred to prevent recurring interrupts.
 - To prevent generating unnecessary interrupts, reset the relevant PxIFv before enabling interrupts for the required port using PxIEy/Px_IMSK register.
| Register name | Address | Bit | Name | Function | Set | ting | Init. | R/W | Remarks |
|----------------|----------|------|--------------|---------------------------------------|------------|-------------|-------|-----|--------------------|
| Px Port | 0x5208 | D7 | _ | reserved | - | _ | _ | | 0 when being read. |
| Chattering | 0x5218 | | PxCF2[2:0] | Px[7:4] chattering filter time select | PxCF2[2:0] | Filter time | 0x0 | R/W | o whom boing road. |
| Filter Control | 0x5228 | 00 4 | 1 201 2[2:0] | | 0x7 | 16384/fpclk | ONO | | |
| Register | 0x5238 | | | | 0x6 | 8192/fpclk | | | |
| (Px_CHAT) | (8 bits) | | | | 0x5 | 4096/fpclk | | | |
| | (0 013) | | | | 0x4 | 2048/fpclk | | | |
| | | | | | 0x3 | 1024/fpclk | | | |
| | | | | | 0x2 | 512/fpclk | | | |
| | | | | | 0x1 | 256/fpclk | | | |
| | | | | | 0x0 | None | | | |
| | | D3 | - | reserved | - | - | - | - | 0 when being read. |
| | | D2–0 | PxCF1[2:0] | Px[3:0] chattering filter time select | PxCF1[2:0] | Filter time | 0x0 | R/W | |
| | | | | | 0x7 | 16384/fpclk | 1 | | |
| | | | | | 0x6 | 8192/fpclk | | | |
| | | | | | 0x5 | 4096/fpclk | | | |
| | | | | | 0x4 | 2048/fpclk | | | |
| | | | | | 0x3 | 1024/fpclk | | | |
| | | | | | 0x2 | 512/fpclk | | | |
| | | | | | 0x1 | 256/fpclk | | | |
| | | | | | 0x0 | None | | | l |

Px Port Chattering Filter Control Registers (Px_CHAT)

D7 Reserved

D[6:4] PxCF2[2:0]: Px[7:4] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the Px[7:4] ports.

D3 Reserved

D[2:0] PxCF1[2:0]: Px[3:0] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the Px[3:0] ports.

The P0 to P3 ports include a chattering filter circuit for key entry that can be disabled or enabled with a check time specified individually for the four Px[3:0] and Px[7:4] ports using PxCF1[2:0] and PxCF2[2:0], respectively.

Table 0.3.2 Onaliening	The Tuncton Settings
PxCF1[2:0]/PxCF2[2:0]	Check time *
0x7	16384/fpclk (8 ms)
0x6	8192/fpclk (4 ms)
0x5	4096/fpclk (2 ms)
0x4	2048/fpclk (1 ms)
0x3	1024/fpclk (512 μs)
0x2	512/fpclκ (256 μs)
0x1	256/fpclk (128 μs)
0x0	No check time (off)
()	Default: 0x0 * when PCLK = 2 MHz)

Table 8.9.2 Chattering Filter Function Settings	Table 8.9.2	Chattering F	Filter Function	Settings
---	-------------	--------------	-----------------	----------

(Default: 0x0, * when PCLK = 2 MHz)

- **Notes:** An unexpected interrupt may occur after SLEEP status is canceled if the slp instruction is executed while the chattering filter function is enabled. The chattering filter must be disabled before placing the CPU into SLEEP status.
 - The chattering filter check time refers to the maximum pulse width that can be filtered. Generating an input interrupt requires a minimum input time of the check time and a maximum input time of twice the check time.
 - The Px port interrupt must be disabled before setting the Px_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent Px interrupt. Also the chattering filter circuit requires a maximum of twice the check time for stabilizing the operation status. Before enabling the interrupt, make sure that the stabilization time has elapsed.

P0 Port Key-Entry Reset Configuration Register (P0_KRST)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
P0 Port Key-	0x5209	D7–2	-	reserved	-		-	-	0 when being read.
Entry Reset	(8 bits)	D1–0	P0KRST[1:0]	P0 port key-entry reset	P0KRST[1:0]	Configuration	0x0	R/W	
Configuration				configuration	0x3	P0[3:0]			
Register					0x2	P0[2:0]			
(P0_KRST)					0x1	P0[1:0]			
					0x0	Disable			

D[7:2] Reserved

D[1:0] P0KRST[1:0]: P0 Port Key-Entry Reset Configuration Bits

Selects the port combination used for P0 port key-entry reset.

Ports used for resetting					
P00, P01, P02, P03					
P00, P01, P02					
P00, P01					
Not used					

Table 8.9.3	P0 Port Key-	Entry Reset	Settings
10010 0.0.0	101011109	Entry 10000	oounigo

(Default: 0x0)

The key-entry reset function performs an initial reset by inputting Low level simultaneously to the ports selected here. For example, if P0KRST[1:0] is set to 0x3, an initial reset is performed when the four ports P00 to P03 are simultaneously set to Low level.

Set P0KRST[1:0] to 0x0 when this reset function is not used.

Note: The P0 port key-entry reset function is disabled at initial reset and cannot be used for poweron reset.

Px Port Input Enable Registers (Px_IEN)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Px Port Input	0x520a	D7–0	PxIEN[7:0]	Px[7:0] port input enable	1	Enable) Disable	1	R/W	
Enable Register	0x521a							(0xff)		
(P <i>x</i> _IEN)	0x522a									
	0x523a									
	(8 bits)									

Note: P3IEN[4:0] only are available for the P3 ports. Other bits are reserved and always read as 0.

D[7:0] PxIEN[7:0]: Px[7:0] Port Input Enable Bits

Enables or disables port inputs. 1 (R/W): Enable (default) 0 (R/W): disable

PxIENy is the input enable bit that corresponds directly to the Pxy port. Setting to 1 enables input and the corresponding port pin input or output signal level can be read out from the Px_IN register. Setting to 0 disables input.

Refer to Table 8.3.1 for more information on port input/output status, including settings other than for the Px_IEN register.

P0[3:0] Port Function Select Register	(P00	_03PMUX)
---------------------------------------	------	----------

				- · · ·					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P0[3:0] Port	0x52a0	D7–6	P03MUX[1:0]	P03 port function select	P03MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	TOUT1/CAP1			
(P00_03PMUX)					0x1	SOUT0			
					0x0	P03			
		D5–4	P02MUX[1:0]	P02 port function select	P02MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT0/CAP0			
					0x1	SIN0			
					0x0	P02			
		D3–2	P01MUX[1:0]	P01 port function select	P01MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	REMO			
					0x1	LFRO			
					0x0	P01/EXCL1			
		D1–0	P00MUX[1:0]	P00 port function select	P00MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	REMI			
					0x1	RFCLKO			
					0x0	P00/EXCL0			

The P00 to P03 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] P03MUX[1:0]: P03 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): TOUT1 (T16A Ch.0 comparator mode) or CAP1 (T16A Ch.0 capture mode) 0x1 (R/W): SOUT0 (UART Ch.0) 0x0 (R/W): P03 port (default)

D[5:4] P02MUX[1:0]: P02 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): TOUT0 (T16A Ch.0 comparator mode) or CAP0 (T16A Ch.0 capture mode) 0x1 (R/W): SIN0 (UART Ch.0) 0x0 (R/W): P02 port (default)

D[3:2] P01MUX[1:0]: P01 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): REMO (REMC) 0x1 (R/W): LFRO (LCD) 0x0 (R/W): P01 port and EXCL1 (T16A Ch.1) (default)

To use the P01 pin for EXCL1 input, P0OEN1/P0_OEN register must be set to 0 and P0IEN1/P0_IEN register must be set to 1.

D[1:0] P00MUX[1:0]: P00 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): REMI (REMC) 0x1 (R/W): RFCLKO (RFC) 0x0 (R/W): P00 port and EXCL0 (T16A Ch.0) (default)

To use the P00 pin for EXCL0 input, P0OEN0/P0_OEN register must be set to 0 and P0IEN0/P0_IEN register must be set to 1.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P0[7:4] Port	0x52a1	D7–6	P07MUX[1:0]	P07 port function select	P07MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	#SPISS0			
(P04_07PMUX)					0x1	SENA0			
					0x0	P07			
		D5–4	P06MUX[1:0]	P06 port function select	P06MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SPICLK0			
					0x1	SENB0			
					0x0	P06			
		D3–2	P05MUX[1:0]	P05 port function select	P05MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT3/CAP3			
					0x1	SDO0			
					0x0	P05			
		D1–0	P04MUX[1:0]	P04 port function select	P04MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT2/CAP2			
					0x1	SDI0			
					0x0	P04			

P0[7:4] Port Function Select Register (P04_07PMUX)

The P04 to P07 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] P07MUX[1:0]: P07 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): #SPISS0 (SPI Ch.0) 0x1 (R/W): SENA0 (RFC) 0x0 (R/W): P07 port (default)

D[5:4] P06MUX[1:0]: P06 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SPICLK0 (SPI Ch.0)

0x1 (R/W): SENB0 (RFC)
0x0 (R/W): P06 port (default)D[3:2]P05MUX[1:0]: P05 Port Function Select Bits
0x3 (R/W): Reserved
0x2 (R/W): TOUT3 (T16A Ch.1 comparator mode) or CAP3 (T16A Ch.1 capture mode)

0x1 (R/W): SDO0 (SPI Ch.0) 0x0 (R/W): P05 port (default)

D[1:0] P04MUX[1:0]: P04 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): TOUT2 (T16A Ch.1 comparator mode) or CAP2 (T16A Ch.1 capture mode) 0x1 (R/W): SDI0 (SPI Ch.0) 0x0 (R/W): P04 port (default)

P1[3:0] Port Function Select Register (P10_13PMUX)

				<u> </u>		,			
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[3:0] Port	0x52a2	D7–6	P13MUX[1:0]	P13 port function select	P13MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P10_13PMUX)					0x1	REF1			
					0x0	P13			
		D5–4	P12MUX[1:0]	P12 port function select	P12MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	RFIN1			
					0x0	P12			
		D3–2	P11MUX[1:0]	P11 port function select	P11MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT5/CAP5			
					0x1	RFIN0			
					0x0	P11			
		D1–0	P10MUX[1:0]	P10 port function select	P10MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT4/CAP4			
					0x1	REF0			
					0x0	P10			

The P10 to P13 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] P13MUX[1:0]: P13 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): REF1 (RFC) 0x0 (R/W): P13 port (default)

D[5:4] P12MUX[1:0]: P12 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): RFIN1 (RFC) 0x0 (R/W): P12 port (default)

D[3:2] P11MUX[1:0]: P11 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): TOUT5 (T16A Ch.2 comparator mode) or CAP5 (T16A Ch.2 capture mode) 0x1 (R/W): RFIN0 (RFC) 0x0 (R/W): P11 port (default)

D[1:0] P10MUX[1:0]: P10 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): TOUT4 (T16A Ch.2 comparator mode) or CAP4 (T16A Ch.2 capture mode) 0x1 (R/W): REF0 (RFC) 0x0 (R/W): P10 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[7:4] Port	0x52a3	D7–6	P17MUX[1:0]	P17 port function select	P17MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SCL0			
(P14_17PMUX)					0x1	SCL1			
					0x0	P17			
		D5–4	P16MUX[1:0]	P16 port function select	P16MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#ADTRG			
					0x1	SCLK0			
					0x0	P16			
		D3–2	P15MUX[1:0]	P15 port function select	P15MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SENB1			
					0x0	P15			
		D1–0	P14MUX[1:0]	P14 port function select	P14MUX[1:0]	Function	0x0	R/W	
				-	0x3	reserved			
					0x2	reserved			
					0x1	SENA1			
					0x0	P14			

P1[7:4] Port Function Select Register (P14_17PMUX)

The P14 to P17 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] P17MUX[1:0]: P17 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SCL0 (I2CM) 0x1 (R/W): SCL1 (I2CS) 0x0 (R/W): P17 port (default)

D[5:4] P16MUX[1:0]: P16 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): #ADTRG (ADC10) 0x1 (R/W): SCLK0 (UART Ch.0) 0x0 (R/W): P16 port (default)

D[3:2] P15MUX[1:0]: P15 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SENB1 (RFC) 0x0 (R/W): P15 port (default)

D[1:0] P14MUX[1:0]: P14 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SENA1 (RFC) 0x0 (R/W): P14 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[3:0] Port	0x52a4	D7–6	P23MUX[1:0]	P23 port function select	P23MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)			-	0x3	reserved	1		
Register					0x2	SDA0			
(P20_23PMUX)					0x1	AIN5			
					0x0	P23/EXCL3			
		D5–4	P22MUX[1:0]	P22 port function select	P22MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SCL0			
					0x1	AIN6			
					0x0	P22/EXCL2			
		D3–2	P21MUX[1:0]	P21 port function select	P21MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#BFR			
					0x1	AIN7			
					0x0	P21			
		D1–0	P20MUX[1:0]	P20 port function select	P20MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDA0			
					0x1	SDA1			
					0x0	P20			

P2[3:0] Port Function Select Register (P20_23PMUX)

The P20 to P23 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] P23MUX[1:0]: P23 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SDA0 (I2CM) 0x1 (R/W): AIN5 (ADC10) 0x0 (R/W): P23 port and EXCL3 (T16A Ch.3) (default)

To use the P23 pin for EXCL3 input, P2OEN3/P2_OEN register must be set to 0 and P2IEN3/P2_IEN register must be set to 1.

D[5:4] P22MUX[1:0]: P22 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SCL0 (I2CM) 0x1 (R/W): AIN6 (ADC10) 0x0 (R/W): P22 port and EXCL2 (T16A Ch.2) (default)

To use the P22 pin for EXCL2 input, P2OEN2/P2_OEN register must be set to 0 and P2IEN2/P2_IEN register must be set to 1.

D[3:2] P21MUX[1:0]: P21 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): #BFR (I2CS) 0x1 (R/W): AIN7 (ADC10) 0x0 (R/W): P21 port (default)

D[1:0] P20MUX[1:0]: P20 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SDA0 (I2CM) 0x1 (R/W): SDA1 (I2CS) 0x0 (R/W): P20 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[7:4] Port	0x52a5	D7–6	P27MUX[1:0]	P27 port function select	P27MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	TOUT7/CAP7			
(P24_27PMUX)					0x1	AIN1			
					0x0	P27			
		D5–4	P26MUX[1:0]	P26 port function select	P26MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT6/CAP6			
					0x1	AIN2			
					0x0	P26			
		D3–2	P25MUX[1:0]	P25 port function select	P25MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FOUTB			
					0x1	AIN3			
					0x0	P25			
		D1–0	P24MUX[1:0]	P24 port function select	P24MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FOUTA			
					0x1	AIN4			
					0x0	P24			

P2[7:4] Port Function Select Register (P24_27PMUX)

The P24 to P27 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] P27MUX[1:0]: P27 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): TOUT7 (T16A Ch.3 comparator mode) or CAP7 (T16A Ch.3 capture mode) 0x1 (R/W): AIN1 (ADC10) 0x0 (R/W): P27 port (default)

D[5:4] P26MUX[1:0]: P26 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): TOUT6 (T16A Ch.3 comparator mode) or CAP6 (T16A Ch.3 capture mode) 0x1 (R/W): AIN2 (ADC10) 0x0 (R/W): P26 port (default)

D[3:2] P25MUX[1:0]: P25 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FOUTB (CLG) 0x1 (R/W): AIN3 (ADC10) 0x0 (R/W): P25 port (default)

D[1:0] P24MUX[1:0]: P24 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FOUTA (CLG) 0x1 (R/W): AIN4 (ADC10) 0x0 (R/W): P24 port (default)

P3[3:0] Port Function Select Register	r (P30_33PMUX)
---------------------------------------	----------------

				J (_	,			
Register name	Address	Bit	Name	Function	Sett	ting	Init.	R/W	Remarks
P3[3:0] Port	0x52a6	D7–6	P33MUX[1:0]	P33 port function select	P33MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	EXOSC3			
(P30_33PMUX)					0x1	OSC3			
					0x0	P33			
		D5–4	P32MUX[1:0]	P32 port function select	P32MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P32			
					0x0	DST2			
		D3–2	P31MUX[1:0]	P31 port function select	P31MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P31			
					0x0	DSIO			
		D1–0	P30MUX[1:0]	P30 port function select	P30MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	AIN0			
					0x0	P30			

The P30 to P33 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

D[7:6] P33MUX[1:0]: P33 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): EXOSC3 (CLG) 0x1 (R/W): OSC3 (CLG) 0x0 (R/W): P33 port (default)

D[5:4] P32MUX[1:0]: P32 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P32 port 0x0 (R/W): DST2 (DBG) (default)

D[3:2] P31MUX[1:0]: P31 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P31 port 0x0 (R/W): DSIO (DBG) (default)

D[1:0] P30MUX[1:0]: P30 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): AIN0 (ADC10) 0x0 (R/W): P30 port (default)

P34 Port Function Select Register (P34PMUX)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
P34 Port	0x52a7	D7–2	-	reserved	_		-	-	0 when being read.
Function Select	(8 bits)	D1–0	P34MUX[1:0]	P34 port function select	P34MUX[1:0]	Function	0x0	R/W	
Register					0x3	reserved			
(P34PMUX)					0x2	reserved			
					0x1	OSC4			
					0x0	P34			

The P34 port pin is shared with the peripheral module pin. This register is used to select how the pin is used.

D[7:2] Reserved

D[1:0] P34MUX[1:0]: P34 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): OSC4 (CLG) 0x0 (R/W): P34 port (default)

9 16-bit Timers (T16)

9.1 T16 Module Overview

The S1C17711 includes a 16-bit timer module (T16). The features of the T16 module are listed below.

- Consists of four timer channels (T16 Ch.0 to Ch.3).
- 16-bit presettable down counter with a 16-bit reload data register for setting the preset value
- Generates the SPI, I²C master operating clocks and A/D conversion trigger signal from the counter underflow signals.
- Generates underflow interrupt signals to the interrupt controller (ITC).
- Any desired time intervals and serial transfer rates can be programmed by selecting an appropriate count clock and preset value.

Figure 9.1.1 shows the T16 configuration.



Each channel of the T16 module consists of a 16-bit presettable down counter and a 16-bit reload data register holding the preset value. The timer counts down from the initial value set in the reload data register and outputs an underflow signal when the counter underflows. The underflow signal is used to generate an interrupt and an internal serial interface clock or an A/D converter trigger signal. The underflow cycle can be programmed by selecting the count clock and reload data, enabling the application program to obtain time intervals and serial transfer rates as required.

Note: The letter 'x' in register names refers to a channel number (0 to 3).

Example: T16_CTLx register

Ch.0: T16_CTL0 register Ch.1: T16_CTL1 register Ch.2: T16_CTL2 register Ch.3: T16_CTL3 register

9.2 Count Clock

The count clock is generated by dividing the PCLK clock into 1/1 to 1/16K. The division ratio can be selected from the 15 types shown below using DF[3:0]/T16_CLKx register.

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
Охс	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 9.2.1 PCLK Division Ratio Selection

(Default: 0x0)

- **Notes:** The clock generator (CLG) must be configured to supply PCLK to the peripheral modules before running the timer.
 - Make sure the counter is halted before setting the count clock.

For detailed information on the CLG control, see the "Clock Generator (CLG)" chapter.

9.3 Count Mode

The T16 module features two count modes: repeat mode and one-shot mode. These modes are selected using TRMD/T16_CTLx register.

Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets T16 to repeat mode.

In this mode, once the count starts, the timer continues running until stopped by the application program. When the counter underflows, the timer presets the reload data register value into the counter and continues the count. Thus, the timer periodically outputs an underflow pulse. T16 should be set to this mode to generate periodic interrupts or A/D conversion triggers at desired intervals or to generate a serial transfer clock.

One-shot mode (TRMD = 1)

Setting TRMD to 1 sets T16 to one-shot mode.

In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the reload data register value to the counter, then stops after an underflow has occurred. T16 should be set to this mode to set a specific wait time.

9.4 Reload Data Register and Underflow Cycle

The reload data register T16_TR*x* is used to set the initial value for the down counter.

The initial counter value set in the reload data register is preset to the down counter if the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the specified wait time, the intervals between periodic interrupts or A/D conversion triggers, and the programmable serial interface transfer clock.



The underflow cycle can be calculated as follows:

Underflow interval = $\frac{TR + 1}{ct_c clk}$ [s] Underflow cycle = $\frac{ct_c clk}{TR + 1}$ [Hz] ct_clk: Count clock frequency [Hz] TR: Reload data (0–65535)

9.5 Timer Reset

The timer is reset by writing 1 to PRESER/T16_CTLx register. The reload data is preset and the counter is initialized.

9.6 Timer RUN/STOP Control

Make the following settings before starting the timer.

- (1) Select the count clock. See Section 9.2.
- (2) Set the count mode (one-shot or repeat). See Section 9.3.
- (3) Calculate the initial counter value and set it to the reload data register. See Section 9.4.
- (4) Reset the timer to preset the counter to the initial value. See Section 9.5.
- (5) When using timer interrupts, set the interrupt level and enable interrupts for the relevant timer channel. See Section 9.8.

To start the timer, write 1 to PRUN/T16_CTLx register.

The timer starts counting down from the initial value or from the current counter value if no initial value was preset. When the counter underflows, the timer outputs an underflow pulse and presets the counter to the initial value. An interrupt request is sent simultaneously to the interrupt controller (ITC).

In one-shot mode, the timer stops counting.

In repeat mode, the timer continues counting from the reloaded initial value.

Write 0 to PRUN to stop the timer via the application program. The counter stops counting and retains the current counter value until either the timer is reset or restarted. To restart the count from the initial value, the timer should be reset before writing 1 to PRUN.

9 16-BIT TIMERS (T16)



9.7 T16 Output Signals

The T16 module outputs underflow pulses when the counter underflows.

These pulses are used for timer interrupt requests.

These pulses are also used to generate the serial transfer clock for the internal serial interface or the A/D conversion trigger signal.

The clock generated is sent to the internal peripheral module, as shown below.

T16 Ch.1 output clock \rightarrow A/D converter

T16 Ch.2 output clock \rightarrow SPI

T16 Ch.3 output clock \rightarrow I²C master

Use the following equations to calculate the reload data register value for obtaining the desired transfer rate or A/D conversion interval:

SPI $TR = \frac{ct_clk}{bps \times 2} - 1$ $I^{2}C \text{ master}$ $TR = \frac{ct_clk}{bps \times 4} - 1$ A/D converter $TR = \frac{ct_clk \times adi}{2} - 1$ ct_clk: Count clock frequency (Hz) TR: Reload data (0-65535) bps: Transfer rate (bits/s) adi: A/D conversion interval (s)

9.8 T16 Interrupts

Each channel of the T16 module outputs an interrupt request to the interrupt controller (ITC) when the counter underflows.

Underflow interrupt

When the counter underflows, the interrupt flag T16IF/T16_INT*x* register, which is provided for each channel in the T16 module, is set to 1. At the same time, an interrupt request is sent to the ITC if T16IE/T16_INT*x* register has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If T16IE is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC. For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The T16 module interrupt flag T16IF must be reset in the interrupt handler routine after a T16 interrupt has occurred to prevent recurring interrupts.
 - Reset T16IF before enabling T16 interrupts with T16IE to prevent occurrence of unwanted interrupt. T16IF is reset by writing 1.

		Table 9.9.1 List of T16	Registers
Address		Register name	Function
0x4200	T16_CLK0	T16 Ch.0 Count Clock Select Register	Selects a count clock.
0x4202	T16_TR0	T16 Ch.0 Reload Data Register	Sets reload data.
0x4204	T16_TC0	T16 Ch.0 Counter Data Register	Counter data
0x4206	T16_CTL0	T16 Ch.0 Control Register	Sets the timer mode and starts/stops the timer.
0x4208	T16_INT0	T16 Ch.0 Interrupt Control Register	Controls the interrupt.
0x4220	T16_CLK1	T16 Ch.1 Count Clock Select Register	Selects a count clock.
0x4222	T16_TR1	T16 Ch.1 Reload Data Register	Sets reload data.
0x4224	T16_TC1	T16 Ch.1 Counter Data Register	Counter data
0x4226	T16_CTL1	T16 Ch.1 Control Register	Sets the timer mode and starts/stops the timer.
0x4228	T16_INT1	T16 Ch.1 Interrupt Control Register	Controls the interrupt.
0x4240	T16_CLK2	T16 Ch.2 Count Clock Select Register	Selects a count clock.
0x4242	T16_TR2	T16 Ch.2 Reload Data Register	Sets reload data.
0x4244	T16_TC2	T16 Ch.2 Counter Data Register	Counter data
0x4246	T16_CTL2	T16 Ch.2 Control Register	Sets the timer mode and starts/stops the timer.
0x4248	T16_INT2	T16 Ch.2 Interrupt Control Register	Controls the interrupt.
0x4260	T16_CLK3	T16 Ch.3 Count Clock Select Register	Selects a count clock.
0x4262	T16_TR3	T16 Ch.3 Reload Data Register	Sets reload data.
0x4264	T16_TC3	T16 Ch.3 Counter Data Register	Counter data
0x4266	T16_CTL3	T16 Ch.3 Control Register	Sets the timer mode and starts/stops the timer.
0x4268	T16_INT3	T16 Ch.3 Interrupt Control Register	Controls the interrupt.

9.9 Control Register Details

The T16 registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

T16 Ch.x Count Clock Select Registers (T16_CLKx)

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.x Count	0x4200	D15–4	-	reserved		-	-	-	0 when being read.
Clock Select	0x4220	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Register	0x4240				0xf	reserved	1		
(T16_CLKx)	0x4260				0xe	1/16384			
	(16 bits)				0xd	1/8192			
	. ,				0xc	1/4096			
					0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

D[15:4] Reserved

D[3:0] DF[3:0]: Count Clock Division Ratio Select Bits

Selects a PCLK division ratio to generate the count clock.

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 9.9.2 PCLK Division Ratio Selection

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

T16 Ch.x Reload Data Registers (T16_TRx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16 Ch. <i>x</i>	0x4202	D15–0	TR[15:0]	Reload data	0x0 to 0xffff	0x0	R/W	
Reload Data	0x4222			TR15 = MSB				
Register	0x4242			TR0 = LSB				
(T16_TR <i>x</i>)	0x4262							
	(16 bits)							

D[15:0] TR[15:0]: Reload Data Bits

Sets the counter initial value. (Default: 0x0)

The reload data set in this register is preset to the counter when the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the desired wait time, the intervals between periodic interrupts or A/D conversion trigger, and the programmable serial interface transfer clock.

T16 Ch.x Counter Data Registers (T16_TCx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16 Ch.x	0x4204	D15–0	TC[15:0]	Counter data	0x0 to 0xffff	0xffff	R	
Counter Data	0x4224			TC15 = MSB				
Register	0x4244			TC0 = LSB				
(T16 TCx)	0x4264							
· _ /	(16 bits)							

D[15:0] TC[15:0]: Counter Data Bits

The counter data can be read out. (Default: 0xffff) This register is read-only and cannot be written to.

T16 Ch.x Control Registers (T16_CTLx)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
T16 Ch.x	0x4206	D15–5	-	reserved	-	-	-	-	Do not write 1.
Control Register	0x4226								
(T16_CTLx)	0x4246	D4	TRMD	Count mode select	1 One shot	0 Repeat	0	R/W	
	0x4266	D3–2	-	reserved	-	-	-	-	0 when being read.
	(16 bits)	D1	PRESER	Timer reset	1 Reset	0 Ignored	0	W	
		D0	PRUN	Timer run/stop control	1 Run	0 Stop	0	R/W	

D[15:5] Reserved (Do not write 1.)

D4 TRMD: Count Mode Select Bit

Selects the count mode.

- 1 (R/W): One-shot mode
- 0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets the timer to repeat mode. In this mode, once the count starts, the timer continues to run until stopped by the application program. When the counter underflows, the timer presets the counter to the reload data register value and continues the count. Thus, the timer periodically outputs an underflow pulse. Set the timer to this mode to generate periodic interrupts or A/D conversion triggers at desired intervals or to generate a serial transfer clock.

Setting TRMD to 1 sets the timer to one-shot mode. In this mode, the 16-bit timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the counter to the reload data register value, then stops when an underflow occurs. Set the timer to this mode to set a specific wait time.

D[3:2] Reserved

D0

D1 PRESER: Timer Reset Bit

Resets the timer.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit presets the counter to the reload data value.

PRUN: Timer Run/Stop Control Bit

Controls the timer RUN/STOP. 1 (R/W): Run 0 (R/W): Stop (default)

The timer starts counting when PRUN is written as 1 and stops when written as 0. When the timer is stopped, the counter data is retained until reset or until the next RUN state.

T16 Ch.x Interrupt Control Registers (T16_INTx)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks
T16 Ch.x Inter-	0x4208	D15–9	-	reserved	Γ	-	-	-	-	0 when being read.
rupt Control	0x4228	D8	T16IE	T16 interrupt enable	1	Enable	0 Disable	0	R/W	
Register	0x4248	D7–1	-	reserved		-	-	-	-	0 when being read.
(T16_INT <i>x</i>)	0x4268	D0	T16IF	T16 interrupt flag	1	Cause of	0 Cause of	0	R/W	Reset by writing 1.
	(16 bits)					interrupt	interrupt not			
						occurred	occurred			

D[15:9] Reserved

D8 T16IE: T16 Interrupt Enable Bit

Enables or disables interrupts caused by counter underflows for each channel.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting T16IE to 1 enables T16 interrupt requests to the ITC; setting to 0 disables interrupts.

D[7:1] Reserved

D0 T16IF: T16 Interrupt Flag Bit

Indicates whether the cause of counter underflow interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

T16IF is the T16 module interrupt flag that is set to 1 when the counter underflows. T16IF is reset by writing 1.

10 16-bit PWM timers (T16A)

10.1 T16A Module Overview

The S1C17711 includes a 16-bit PWM timer (T16A) module that consists of counter blocks and comparator/capture blocks. This timer can be used as an interval timer, PWM waveform generator, external event counter and a count capture unit to measure external event periods.

The features of T16A are listed below.

- · Four channels of 16-bit up counter blocks
- Four channels of comparator/capture blocks to which a counter block to be connected is selectable
- Allows selection of a count clock asynchronously with the CPU clock.
- Supports event counter function using an external clock.
- The comparator compares the counter value with two specified comparison values to generate interrupts and a PWM waveform.
- The capture unit captures counter values using two external trigger signals and generates interrupts.

Figure 10.1.1 shows the T16A configuration.



Figure 10.1.1 T16A Configuration

Clock controller

T16A includes four channels of clock controllers that generate the count clock for the counters. The clock source and division ratio can be selected with software.

Counter block

The counter block includes a 16-bit up-counter that operates with an IOSC, OSC3, or OSC1 division clock, or the external count clock input from outside the IC. The T16A module allows software to run and stop the counter of each channel, and to reset the counter value (cleared to 0) as well as selection of the count clock. The counter can also be reset by the compare B signal output from the comparator/capture block.

Comparator/capture block

The comparator/capture block includes two systems (units A and B) of comparators that compare between the counter value and the specified comparison value and capture circuits that capture the counter value by an external trigger signal. Note, however, that the comparator and capture functions cannot be used at the same time in each system. One of the two functions must be selected by the software switch.

When using the comparator function, set the value(s) to be compared with the counter value to the compare A and/or compare B registers. When the counter reaches the value set in the compare A or compare B register, the comparator asserts the compare A or compare B signal. These signals can generate interrupts. Also the signals control the cycle time and duty ratio of the timer output signal allowing the timer to output a PWM or other waveform. In addition to these functions, the compare B signal is used to reset the counter.

Comparison data can be read or written directly from/to the compare A and compare B registers. The compare buffers are separately provided to load data to the compare A and compare B registers automatically by the compare B signal. Software can select which of the compare register and buffer the comparison values are written to.

When the capture function is enabled, the compare A and compare B registers are used as the capture A and capture B registers, respectively. The capture A and capture B circuits can input a trigger signal individually, and the counter value is loaded to the respective capture register at the selected edge of the trigger signal. The capturing operation can generate an interrupt, this make it possible to read the captured data in the interrupt handler routine. Also an overwrite interrupt can be generated for the error handling when the counter value is

captured before reading the previous captured data.

Combination of counter block channel and comparator/capture block channel

Generally, a counter block is connected to the comparator/capture block with the same channel number. The counter block and the comparator/capture block in different channels can also be connected. This allows a counter to use two or more comparator/capture blocks for expanding the comparison/capturing function from two systems to maximum eight systems (details are described later).

Note: The letter 'x' in register names refers to a channel number (0 to 3).

Example: T16A_CTLx register

Ch.0: T16A_CTL0 register Ch.1: T16A_CTL1 register Ch.2: T16A_CTL2 register Ch.3: T16A_CTL3 register

10.2 T16A Input/Output Pins

Table 10.2.1 lists the input/output pins for the T16A module.

Pin name		I/O	Qty	Function
EXCL0	(for Ch.0)	Ι	4	External clock input pins
EXCL1	(for Ch.1)			Inputs an external clock for the event counter function.
EXCL2	(for Ch.2)			
EXCL3	(for Ch.3)			
CAP0, CAP1	(for Ch.0)	I	8	Counter-capture trigger signal input pins (effective in capture mode)
CAP2, CAP3	(for Ch.1)			The specified edge (falling edge, rising edge, or both) of the signal input
CAP4, CAP5	(for Ch.2)			to the CAP0/2/4/6 pin captures the counter data into the capture A reg-
CAP6, CAP7	(for Ch.3)			ister. The CAP1/3/5/7 pin input signal captures the counter data into the
				capture B register.
TOUT0, TOUT1	(for Ch.0)	0	8	Timer generating signal output pins (effective in comparator mode)
TOUT2, TOUT3	(for Ch.1)			Each channel has two output pins and the signals generated in different
TOUT4, TOUT5	(for Ch.2)			conditions can be output.
TOUT6, TOUT7	(for Ch.3)			

Table 10.2.1 List of T16A Pins

The T16A input/output pins (EXCLx, CAPx, TOUTx) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as T16A input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

10.3 Count Clock

The clock controller includes a clock source selector, dividers, and a gate circuit for controlling the count clock. The count clock can be controlled in each channel individually.



Clock source selection

The clock source can be selected from IOSC, OSC3, OSC1, or external clock using CLKSRC[1:0]/T16A_CLK*x* register.

CLKSRC[1:0]	Clock source
0x3	External clock (EXCLx)
0x2	OSC3
0x1	OSC1
0x0	IOSC

Table	10.3.1	Clock	Source	Selection
iubic	10.0.1	01001	oouroc	0010011011

(Default: 0x0)

When external clock is selected, the timer can be used as an event counter or for measuring pulse widths by inputting an external clock or pulses. The table below lists the external clock input pins. It is not necessary to switch their pin functions from general-purpose I/O port. However, do not set the I/O port to output mode.

Channel	External clock input pin			
T16A Ch.0	EXCL0			
T16A Ch.1	EXCL1			
T16A Ch.2	EXCL2			
T16A Ch.3	EXCL3			

Table 10.3.2 External Clock Input Pins
--

Internal clock division ratio selection

When an internal clock (IOSC, OSC3, or OSC1) is selected, use CLKDIV[3:0]/T16A_CLKx register to select the division ratio.

	Division ratio			
CLKDIV[3:0]	Clock source = IOSC or OSC3 Clock source			
Oxf	Reserv	ved		
0xe	1/16384	Reserved		
0xd	1/8192	Reserved		
0xc	1/4096	Reserved		
0xb	1/2048	Reserved		
0xa	1/1024	Reserved		
0x9	1/512	Reserved		
0x8	1/256			
0x7	1/128			
0x6	1/64			
0x5	1/32			
0x4	1/16			
0x3	1/8			
0x2	1/4			
0x1	1/2			
0x0	1/1			

Table 10.3.3 Internal Clock Division Ratio Selection

(Default: 0x0)

Clock enable

Clock supply to the counter is controlled using CLKEN/T16A_CLKx register. The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock generated as above to the counter. If T16A is not required, disable the clock supply to reduce current consumption.

Multi-comparator/capture mode

The T16A module allows a counter channel to be connected to multiple comparator/capture channels (multicomparator/capture mode). In this case, all channels must be clocked with the Ch.0 clock. Use MULTIMD/ T16A_CLK0 register to supply the Ch.0 clock to all channels. When using T16A in multi-comparator/capture mode, set MULTIMD to 1. When connecting the counter and comparator/capture block in the same channel (normal channel mode), set MULTIMD to 0 (default).

Note: Make sure the T16A count is stopped before setting the count clock.

10.4 T16A Operating Modes

The T16A module provides some operating modes to support various usages. This section describes the functions of each operating mode and how to enter the mode.

10.4.1 Comparator Mode and Capture Mode

The T16A_CCAx and T16A_CCBx registers that are embedded in the comparator/capture block can be set to comparator mode or capture mode, individually. The T16A_CCAx register mode is selected using CCAMD/T16A_ CCCTLx register and the T16A_CCBx register mode is selected using CCBMD/T16A_CCCTLx register.

Comparator mode (CCAMD/CCBMD = 0, default)

The comparator mode compares the counter value and the comparison value set via software. It generates an interrupt and toggles the timer output signal level when the values are matched. The T16A_CCAx and T16A_CCBx registers function as the compare A and compare B registers that are used for loading compare values in this mode.

When the counter reaches the value set in the compare A register during counting, the comparator asserts the compare A signal. At the same time the compare A interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt has been enabled.

When the counter reaches the value set in the compare B register, the comparator asserts the compare B signal. At the same time the compare B interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt is enabled. Furthermore, the counter is reset to 0.

The compare A period (time from start of counting to occurrence of a compare A interrupt) and the compare B period (time from start of counting to occurrence of a compare B interrupt) can be calculated as follows:

Compare A period = $(CCA + 1) / ct_clk$ [second] Compare B period = $(CCB + 1) / ct_clk$ [second]

CCA: Compare A register value set (0 to 65535)

CCB: Compare B register value set (0 to 65535)

ct_clk: Count clock frequency [Hz]

The compare A and compare B signals are also used to generate a timer output waveform (TOUT). See Section 10.6, "Timer Output Control," for more information.

To generate PWM waveform, the T16A_CCA*x* and T16A_CCB*x* registers must be both placed into comparator mode.

Compare buffers

Comparison data can be read or written directly from/to the compare registers. Comparison data for system A or B can also be written to the compare buffer so that it will be loaded to the compare A or compare B register when the compare B signal is generated. The CBUFEN/T16A_CTLx register is used to select whether comparison data is written to the compare register or buffer.

Setting CBUFEN to 0 (default) selects the compare registers. Setting it to 1 selects the compare buffers. Although the T16A_CCAx and T16A_CCBx registers are used to read compare data regardless of the CBUFEN setting, compare registers will be accessed.

- **Note**: When the compare buffer is not used, perform the procedure shown below to write data to the T16A_CCAx or T16A_CCBx registers successively. Note that a short writing interval may not alter the register properly.
 - 1. Write the value to the T16A_CCAx (or T16A_CCBx) register.
 - 2. Read the register that has been written to.
 - 3. Repeat Step 2 until the write value and read value are met.
 - 4. Write the next value.

Capture mode (CCAMD/CCBMD = 1)

The capture mode captures the counter value when an external event such as a key entry occurs (at the specified edge of the external input signal). In this mode, the T16A_CCAx and/or T16A_CCBx registers function as the capture A and/or capture B registers.

The table below lists the input pins of the external trigger signals used for capturing counter values. The pin function of the corresponding ports must be switched for trigger input in advance. See the "I/O Ports (P)" chapter for switching the pin function.

Channel	Trigger input pins				
Channer	Capture A	Capture B			
T16A Ch.0	CAP0	CAP1			
T16A Ch.1	CAP2	CAP3			
T16A Ch.2	CAP4	CAP5			
T16A Ch.3	CAP6	CAP7			

The trigger edge of the signal can be selected using the CAPATRG[1:0]/T16A_CCCTLx register for capture A and CAPBTRG[1:0]/T16A_CCCTLx register for capture B.

	33 3 3 4 4 4 4
CAPATRG[1:0]/ CAPBTRG[1:0]	Trigger edge
0x3	Falling edge and rising edge
0x2	Falling edge
0x1	Rising edge
0x0	Not triggered
	(Default: 0x0)

Table 10.4.1.2 Capture Trigger Edge Selection

When a specified trigger edge is input during counting, the current counter value is loaded to the capture register. At the same time the capture A or capture B interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt has been enabled. This interrupt can be used to read the captured data from the T16A_CCAx or T16A_CCBx register. For example, external event cycles and pulse widths can be measured from the difference between two captured counter values read.

If the captured data is overwritten by the next trigger when the capture A or capture B interrupt flag has already been set, the overwrite interrupt flag will be set. This interrupt can be used to execute an overwrite error handling. To avoid occurrence of unnecessary overwrite interrupt, the capture A or capture B interrupt flag must be reset after the captured data has been read from the T16A_CCAx or T16A_CCBx register.

- **Notes**: The correct captured data may not be obtained if the captured data is read at the same time the next value is being captured. Read the capture register twice to check if the read data is correct as necessary.
 - To capture counter data properly, both the High and Low period of the CAP*x* trigger signal must be longer than the source clock cycle time.

The setting of CAPATRG[1:0] or CAPBTRG[1:0] is ineffective in comparator mode. No counter capturing operation will be performed even if a trigger edge is specified.

The capture mode cannot generate/output the TOUT signal as no compare signal is generated.

10.4.2 Repeat Mode and One-Shot Mode

Each counter features two count modes: repeat mode and one-shot mode. The count mode is selected using TRMD /T16A_CTLx register.

Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets the corresponding counter to repeat mode.

In this mode, once the count starts, the counter continues running until stopped by the application program. The counter continues the count even if the counter returns to 0 due to a counter overflow. The counter should be set to this mode to generate periodic interrupts at desired intervals or to generate a timer output waveform.

One-shot mode (TRMD = 1)

Setting TRMD to 1 sets the corresponding counter to one-shot mode.

In this mode, the counter stops automatically as soon as the compare B signal is generated. The counter should be set to this mode to set a specific wait time or for pulse width measurement.

10.4.3 Normal Channel Mode and Multi-Comparator/Capture Mode

One channel of the T16A module basically consists of a counter block and a comparator/capture block. The T16A module also allows the application to use expanded comparator/capture function by connecting two or more comparator/capture blocks to one counter block. To support this expansion, two operating modes are provided: normal channel mode and multi-comparator/capture mode. This operating mode can be selected using MULTIMD/T16_ CLK0 register.

Normal channel mode (MULTIMD = 0, default)

Set the T16A module to this mode when using it as four channels of different timers by connecting a counter block with the comparator/capture block of the same channel. In this mode, the counters can use different count clocks.

Each timer channel provides $CCABCNT[1:0]/T16A_CTLx$ register to select a counter channel to be connected to the comparator/capture block.

Table 10.4.3.1 Counter Selection			
CCABCNT[1:0]	Counter channel		
0x3	Ch.3 (Counter 3)		
0x2	Ch.2 (Counter 2)		
0x1	Ch.1 (Counter 1)		
0x0	Ch.0 (Counter 0)		
	(Default: 0x0)		

Table 10.4.3.1 Counter Selection

When using the T16A module in normal channel mode, be sure to connect the counter block to the comparator/ capture block in the same channel.



Figure 10.4.3.1 Timer Configuration in Normal Channel Mode (two comparator/capture blocks × four channels)

Note: Do not connect a counter block to a comparator/capture block in a different channel in normal channel mode (MULTIMD = 0), as normal operation cannot be guaranteed.

Multi-comparator/capture mode (MULTIMD = 1)

In order to set three or more comparison values for one counter or to capture the contents of one counter using three or more trigger signals, two or more comparator/capture blocks can be connected to one counter. Multi-comparator/capture mode is provided for this purpose. In this mode, any counter block can be combined with the comparator/capture blocks using CCABCNT[1:0] described above. Note, however, that the count clock is fixed at one type for counter Ch.0, regardless of the counter to be used. The clock settings for Ch.1 to Ch.3 are ineffective.



(1) Configuration Example 1 (four comparator/capture blocks × two channels)





10.5 Counter Control

10.5.1 Counter Reset

The counter can be reset to 0 by writing 1 to PRESET/T16A_CTLx register.

Normally, the counter should be reset by writing 1 to this bit before starting the count.

The counter is reset by the hardware if the counter reaches the compare B register value after the count starts.

10.5.2 Counter RUN/STOP Control

Make the following settings before starting the count operation.

- (1) Switch the input/output pin functions to be used for T16A. Refer to the "I/O Port (P)" chapter.
- (2) Select operating modes. See Section 10.4.
- (3) Select the clock source. See Section 10.3.
- (4) Configure the timer outputs (TOUT). See Section 10.6.
- (5) If using interrupts, set the interrupt level and enable the T16A interrupts. See Section 10.7.
- (6) Reset the counter to 0. See Section 10.5.1.
- (7) Set comparison data (in comparator mode). See Section 10.4.1.

Each timer channel provides PRUN/T16A_CTLx register to control the counter operation.

The counter starts counting when 1 is written to PRUN. Writing 0 to PRUN disables clock input and stops the count.

This control does not affect the counter data. The counter data is retained even when the count is halted, allowing resumption of the count from that data.

If PRUN and PRESET are written as 1 simultaneously, the counter starts counting after reset.

10.5.3 Reading Counter Values

The counter value can be read from T16ATC[15:0]/T16A_TCx register even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

10.5.4 Timing Charts



Figure 10.5.4.2 Operation Timing in Capture Mode

10.6 Timer Output Control

The timer that has been set in comparator mode can generate TOUT signals using the compare A and compare B signals and can output it to external devices. Each timer channel provides two TOUT outputs, thus the T16A module can output up to eight TOUT signals.

Figure 10.6.1 shows the TOUT output circuit (one timer channel).



Each timer channel includes two TOUT output circuits and their signal generation and output can be controlled individually. Although the output circuit and register names use letters 'A' and 'B' to distinguish two systems, it does not mean that they correspond to compare A and B signals.

TOUT output pins

Table 10.6.1 lists correspondence between the TOUT pins and the timer channels. The pin function of the corresponding ports must be switched for TOUT output in advance. See the "I/O Ports (P)" chapter for switching the pin function.

Channel	TOUT output pin			
Channel	System A	System B		
T16A Ch.0	TOUT0	TOUT1		
T16A Ch.1	TOUT2	TOUT3		
T16A Ch.2	TOUT4	TOUT5		
T16A Ch.3	TOUT6	TOUT7		

Table 10.6.1 List of TOUT Output Pins

TOUT generation mode

TOUTAMD[1:0]/T16A_CCCTL*x* register (for system A) or TOUTBMD[1:0]/T16A_CCCTL*x* register (for system B) is used to set how the TOUT signal is changed by the compare A and compare B signals.

TOUTAMD[1:0]/ TOUTBMD[1:0]	When compare A occurs	When compare B occurs				
0x3	No change	Toggle				
0x2	Toggle	No change				
0x1	Rise	Fall				
0x0	Disable output					
		(D - (- 0 0)				

Table 10.6.2 TOUT Generation Mode

(Default: 0x0)

TOUTAMD[1:0] and TOUTBMD[1:0] are also used to turn the TOUT outputs On and Off.

TOUT signal polarity selection

By default, an active High output signal is generated. This logic can be inverted using TOUTAINV/T16A_ CCCTLx register (for system A) or TOUTBINV/T16A_CCCTLx register (for system B). Writing 1 to TOUTAINV/TOUTBINV sets the timer to generate an active Low TOUT signal.

Resetting the counter sets the TOUT signal to the inactive level.

Figure 10.6.2 illustrates the TOUT output waveform.



10.7 T16A Interrupts

The T16A module can generate the following six kinds of interrupts:

- Compare A interrupt (in comparator mode)
- Compare B interrupt (in comparator mode)
- Capture A interrupt (in capture mode)
- Capture B interrupt (in capture mode)
- Capture A overwrite interrupt (in capture mode)
- Capture B overwrite interrupt (in capture mode)

Each timer channel outputs a single interrupt signal shared by the above interrupt causes to the interrupt controller (ITC). Read the interrupt flags in the T16A module to identify the interrupt cause that has been occurred.

Interrupts in comparator mode

Compare A interrupt

This interrupt request is generated when the counter matches the compare A register value during counting in comparator mode. It sets the interrupt flag CAIF/T16A_IFLGx register in the T16A module to 1. To use this interrupt, set CAIE/T16A_IENx register to 1. If CAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Compare B interrupt

This interrupt request is generated when the counter matches the compare B register value during counting in comparator mode. It sets the interrupt flag CBIF/T16A_IFLGx register in the T16A module to 1. To use this interrupt, set CBIE/T16A_IENx register to 1. If CBIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Interrupts in capture mode

Capture A interrupt

This interrupt request is generated when the counter value is captured in the capture A register by an external trigger during counting in capture mode. It sets the interrupt flag CAPAIF/T16A_IFLGx register in the T16A module to 1.

To use this interrupt, set CAPAIE/T16A_IENx register to 1. If CAPAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Capture B interrupt

This interrupt request is generated when the counter value is captured in the capture B register by an external trigger during counting in capture mode. It sets the interrupt flag CAPBIF/T16A_IFLGx register in the T16A module to 1.

To use this interrupt, set CAPBIE/T16A_IENx register to 1. If CAPBIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

Capture A overwrite interrupt

This interrupt request is generated if the capture A register is overwritten by a new external trigger when the capture A interrupt flag CAPAIF has been set (a counter value has already been loaded to the capture A register). It sets the interrupt flag CAPAOWIF/T16A_IFLGx register in the T16A module to 1.

To use this interrupt, set CAPAOWIE/T16A_IENx register to 1. If CAPAOWIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

CAPAOWIF will be set if the capture A register is overwritten when CAPAIF has been set regardless of whether the capture A register has been read or not. Therefore, be sure to reset CAPAIF immediately after the capture A register is read.

Capture B overwrite interrupt

This interrupt request is generated if the capture B register is overwritten by a new external trigger when the capture B interrupt flag CAPBIF has been set (a counter value has already been loaded to the capture B register). It sets the interrupt flag CAPBOWIF/T16A_IFLGx register in the T16A module to 1.

To use this interrupt, set CAPBOWIE/T16A_IENx register to 1. If CAPBOWIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

CAPBOWIF will be set if the capture B register is overwritten when CAPBIF has been set regardless of whether the capture B register has been read or not. Therefore, be sure to reset CAPBIF immediately after the capture B register is read.

If the interrupt flag is set to 1 when the interrupt has been enabled, the T16A module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 core interrupt conditions are satisfied.

For more information on interrupt control registers and the operation when an interrupt occurs, see the "Interrupt Controller (ITC)" chapter.

Notes: • Reset the interrupt flag before enabling interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

• After an interrupt occurs, the interrupt flag in the T16A module must be reset in the interrupt handler routine.

Table 10.8.1 List of T16A Registers							
Address		Register name	Function				
0x5068	T16A_CLK0	T16A Clock Control Register Ch.0	Controls the T16A Ch.0 clock.				
0x5069	T16A_CLK1	T16A Clock Control Register Ch.1	Controls the T16A Ch.1 clock.				
0x506a	T16A_CLK2	T16A Clock Control Register Ch.2	Controls the T16A Ch.2 clock.				
0x506b	T16A_CLK3	T16A Clock Control Register Ch.3	Controls the T16A Ch.3 clock.				
0x5400	T16A_CTL0	T16A Counter Ch.0 Control Register	Controls the counter.				
0x5402	T16A_TC0	T16A Counter Ch.0 Data Register	Counter data				
0x5404	T16A_CCCTL0	T16A Comparator/Capture Ch.0 Control Register	Controls the comparator/capture block and TOUT.				
0x5406	T16A_CCA0	T16A Compare/Capture Ch.0 A Data Register	Compare A/capture A data				
0x5408	T16A_CCB0	T16A Compare/Capture Ch.0 B Data Register	Compare B/capture B data				
0x540a	T16A_IEN0	T16A Compare/Capture Ch.0 Interrupt Enable Register	Enables/disables interrupts.				
0x540c	T16A_IFLG0	T16A Compare/Capture Ch.0 Interrupt Flag Register	Displays/sets interrupt occurrence status.				
0x5420	T16A_CTL1	T16A Counter Ch.1 Control Register	Controls the counter.				
0x5422	T16A_TC1	T16A Counter Ch.1 Data Register	Counter data				
0x5424	T16A_CCCTL1	T16A Comparator/Capture Ch.1 Control Register	Controls the comparator/capture block and TOUT.				
0x5426	T16A_CCA1	T16A Compare/Capture Ch.1 A Data Register	Compare A/capture A data				
0x5428	T16A_CCB1	T16A Compare/Capture Ch.1 B Data Register	Compare B/capture B data				
0x542a	T16A_IEN1	T16A Compare/Capture Ch.1 Interrupt Enable Register	Enables/disables interrupts.				
0x542c	T16A_IFLG1	T16A Compare/Capture Ch.1 Interrupt Flag Register	Displays/sets interrupt occurrence status.				
0x5440	T16A_CTL2	T16A Counter Ch.2 Control Register	Controls the counter.				
0x5442	T16A_TC2	T16A Counter Ch.2 Data Register	Counter data				
0x5444	T16A_CCCTL2	T16A Comparator/Capture Ch.2 Control Register	Controls the comparator/capture block and TOUT.				
0x5446	T16A_CCA2	T16A Compare/Capture Ch.2 A Data Register	Compare A/capture A data				
0x5448	T16A_CCB2	T16A Compare/Capture Ch.2 B Data Register	Compare B/capture B data				
0x544a	T16A_IEN2	T16A Compare/Capture Ch.2 Interrupt Enable Register	Enables/disables interrupts.				
0x544c	T16A_IFLG2	T16A Compare/Capture Ch.2 Interrupt Flag Register	Displays/sets interrupt occurrence status.				
0x5460	T16A_CTL3	T16A Counter Ch.3 Control Register	Controls the counter.				
0x5462	T16A_TC3	T16A Counter Ch.3 Data Register	Counter data				
0x5464	T16A_CCCTL3	T16A Comparator/Capture Ch.3 Control Register	Controls the comparator/capture block and TOUT.				
0x5466	T16A_CCA3	T16A Compare/Capture Ch.3 A Data Register	Compare A/capture A data				
0x5468	T16A_CCB3	T16A Compare/Capture Ch.3 B Data Register	Compare B/capture B data				
0x546a	T16A_IEN3	T16A Compare/Capture Ch.3 Interrupt Enable Register	Enables/disables interrupts.				
0x546c	T16A_IFLG3	T16A Compare/Capture Ch.3 Interrupt Flag Register	Displays/sets interrupt occurrence status.				

10.8 Control Register Details

The T16A registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A Clock	0x5068	D7–4	CLKDIV	Clock division ratio select		Division ratio	0x0	R/W	
Control Register	0x5069		[3:0]		CLKDIV[3:0]	OSC3 or OSC1]		
Ch.x	0x506a					IOSC			
(T16A_CLKx)	0x506b				0xf				
. ,	(8 bits)				0xe	1/16384 –			
	(/				0xd	1/8192 –			
					0xc	1/4096 -			
					0xb	1/2048 -			
					0xa	1/1024 -			
					0x9	1/512 -			
					0x8	1/256 1/256			
					0x7 0x6	1/128 1/128 1/64 1/64			
					0x6 0x5	1/32 1/32			
					0x5 0x4	1/16 1/16			
					0x3	1/8 1/8			
					0x2	1/4 1/4			
					0x1	1/2 1/2			
					0x0	1/1 1/1			
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	1
			[1:0]		0x3	External clock	1		
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	MULTIMD	Multi-comparator/capture mode select	1 Multi	0 Normal	0	R/W	T16A_CLK0
			-	reserved		_	_	-	T16A_CLK1-3
									0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	

T16A Clock Control Register Ch.x (T16A_CLKx)

D[7:4] CLKDIV[3:0]: Clock Division Ratio Select Bits

Selects the division ratio for generating the count clock when an internal clock (IOSC, OSC3, or OSC1) is used.

	Division	ratio					
CLKDIV[3:0]	Clock source = IOSC or OSC3	Clock source = OSC1					
0xf	Reserv	Reserved					
0xe	1/16384	Reserved					
0xd	1/8192	Reserved					
0xc	1/4096	Reserved					
0xb	1/2048	Reserved					
0xa	1/1024	Reserved					
0x9	1/512 Reserved						
0x8	1/256						
0x7	1/128						
0x6	1/64						
0x5	1/32	2					
0x4	1/16	3					
0x3	1/8						
0x2	1/4						
0x1	1/2						
0x0	1/1						

Table 10.8.2	Internal Cloc	Contract Division	Ratio	Selection
10010 10.0.L		CDIVIOIOII	i iaio	0010011011

(Default: 0x0)

D[3:2] CLKSRC[1:0]: Clock Source Select Bits

Selects the count clock source.

CLKSRC[1:0]	Clock source
0x3	External clock (EXCLx)
0x2	OSC3
0x1	OSC1
0x0	IOSC

(Default: 0x0)

When using an external clock as the count clock, supply the clock to the EXCL*x* pin.

D1 MULTIMD: Multi-Comparator/Capture Mode Select Bit (T16A_CLK0 register)

Sets the T16A module to multi-comparator/capture mode.

1 (R/W): Multi-comparator/capture mode

0 (R/W): Normal channel mode (default)

In multi-comparator/capture mode, the clock for Ch.0 configured in the T16A_CLK0 register is supplied to all timer channels. In normal channel mode, different clock configured for each channel individually is supplied to the respective counter.

D1 Reserved (T16A_CLK1–3 registers)

D0 CLKEN: Count Clock Enable Bit

Enables or disables the count clock supply to the counter.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected as above to the counter. If timer operation is not required, disable the clock supply to reduce current consumption.

T16A Counter Ch.x Control Registers (T16A_CTLx)

Register name	Address	Bit	Name	Function	Setting		g	Init.	R/W	Remarks	
T16A Counter	0x5400	D15-6	-	reserved	Γ	-	-		-	-	0 when being read.
Ch.x Control	0x5420	D5–4	CCABCNT	Counter select	CC	CABCNT[1:0]	0	Counter Ch.	0x0	R/W	
Register	0x5440		[1:0]			0x3		Ch.3			
(T16A_CTL <i>x</i>)	0x5460					0x2		Ch.2			
	(16 bits)					0x1		Ch.1			
						0x0		Ch.0			
		D3	CBUFEN	Compare buffer enable	1	Enable	0	Disable	0	R/W	
		D2	TRMD	Count mode select	1	One-shot	0	Repeat	0	R/W	
		D1	PRESET	Counter reset	1	Reset	0	Ignored	0	W	0 when being read.
		D0	PRUN	Counter run/stop control	1	Run	0	Stop	0	R/W	

D[15:6] Reserved

D[5:4] CCABCNT[1:0]: Counter Select Bits

Selects a counter to be connected to the comparator/capture block of each channel in multi-comparator/ capture mode (MULTIMD/T16A_CLK0 register = 1).

CCABCNT[1:0]	Counter channel
0x3	Ch.3 (Counter 3)
0x2	Ch.2 (Counter 2)
0x1	Ch.1 (Counter 1)
0x0	Ch.0 (Counter 0)

Table 10.8.4 Counter Selection

(Default: 0x0)

When using the T16A module in normal channel mode (T16AMULTIMD = 0), be sure to connect the counter of the same channel to each comparator/capture block.

D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated.

When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

Note: Make sure the counter is halted (PRUN = 0) before setting CBUFEN.

D2 TRMD: Count Mode Select Bit

Selects the count mode. 1 (R/W): One-shot mode 0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets the counter to repeat mode. In this mode, once the count starts, the counter continues counting until stopped by the application program.

Setting TRMD to 1 sets the counter to one-shot mode. In this mode, the counter stops counting automatically as soon as the compare B signal is generated.

D1 PRESET: Counter Reset Bit

Resets the counter.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Normally 0 when read out (default)

Writing 1 to this bit resets the counter to 0.

D0 PRUN: Counter Run/Stop Control Bit

Starts/stops the count.

- 1 (W): Run
- 0 (W): Stop
- 1 (R): Counting
- 0 (R): Stopped (default)

The counter starts counting when PRUN is written as 1 and stops when written as 0. The counter data is retained even if the counter is stopped.

T16A Counter Ch.x Data Registers (T16A_TCx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A Counter	0x5402	D15–0	T16ATC	Counter data	0x0 to 0xffff	0x0	R	
Ch.x Data	0x5422		[15:0]	T16ATC15 = MSB				
Register	0x5442			T16ATC0 = LSB				
(T16A_TCx)	0x5462							
	(16 bits)							

D[15:0] T16ATC[15:0]: Counter Data Bits

Counter data can be read out. (Default: 0x0)

The counter value can be read out even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

T16A Comparator/Capture Ch.x Control Registers (T16A_CCCTLx)

	-					•			
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A	0x5404	D15–14	CAPBTRG	Capture B trigger select	CAPBTRG[1:0]	Trigger edge	0x0	R/W	
Comparator/	0x5424		[1:0]		0x3	1 and ↓			
Capture Ch.x	0x5444				0x2	↓ ↓			
Control Register	0x5464				0x1	↑			
(T16A_CCCTLx)	(16 bits)				0x0	None			
		D13–12	TOUTBMD	TOUT B mode select	TOUTBMD[1:0]		0x0	R/W	
			[1:0]		0x3	cmp B: ↑ or ↓			
						cmp A: ↑ or ↓			
					0x1	cmp A: ↑, B:↓			
					0x0	Off			
		D11–10	-	reserved	-	-	-	-	0 when being read.
		D9	TOUTBINV	TOUT B invert	1 Invert	0 Normal	0	R/W	
		D8	CCBMD	T16A_CCB register mode select	1 Capture	0 Comparator	0	R/W	
		D7–6	CAPATRG	Capture A trigger select	CAPATRG[1:0]	00 0	0x0	R/W	
			[1:0]		0x3	1 and ↓			
					0x2	↓			
					0x1	↑			
					0x0	None			
		D5–4	TOUTAMD	TOUT A mode select	TOUTAMD[1:0]		0x0	R/W	
			[1:0]			cmp B: ↑ or ↓			
						cmp A: ↑ or ↓			
						cmp A: ↑, B:↓			
					0x0	Off			
		D3–2	-	reserved	-	-	-		0 when being read.
		D1	TOUTAINV	TOUT A invert	1 Invert	0 Normal	0	R/W	
		D0	CCAMD	T16A_CCA register mode select	1 Capture	0 Comparator	0	R/W	

D[15:14] CAPBTRG[1:0]: Capture B Trigger Select Bits

Selects the trigger edge(s) of the external signal (CAP1/3/5/7) at which the counter value is captured in the capture B register.

Table 10.0.0 Capture D mgger Edge Gelection							
CAPBTRG[1:0]	Trigger edge						
0x3	Falling edge and rising edge						
0x2	Falling edge						
0x1	Rising edge						
0x0	Not triggered						
	(Default: 0x0)						

Table 10.8.5 Capture B Trigger Edge Selection

CAPBTRG[1:0] are control bits for capture mode and are ineffective in comparator mode.

D[13:12] TOUTBMD[1:0]: TOUT B Mode Select Bits

Configures how the TOUT B signal waveform (TOUT1/3/5/7 output) is changed by the compare A and compare B signals. These bits are also used to turn the TOUT B output On and Off.

TOUTBMD[1:0]	When compare A occurs	When compare B occurs			
0x3	No change	Toggle			
0x2	Toggle	No change			
0x1	Rise Fall				
0x0	Disable output				
L		(Defeuilte Our)			

Table 10.8.6 TOUT B Generation Mode

(Default: 0x0)

TOUTBMD[1:0] are control bits for comparator mode and are ineffective in capture mode.

D[11:10] Reserved

D9 TOUTBINV: TOUT B Invert Bit

Selects the TOUT B signal (TOUT1/3/5/7 output) polarity.

1 (R/W): Inverted (active Low)

0 (R/W): Normal (active High) (default)

Writing 1 to TOUTBINV generates an active Low signal (Off level = High) for the TOUT B output. When TOUTBINV is 0, an active High signal (Off level = Low) is generated.

TOUTBINV is a control bit for comparator mode and is ineffective in capture mode.

D8 CCBMD: T16A_CCB Register Mode Select Bit

Selects the T16A_CCBx register function (comparator mode or capture mode). 1 (R/W): Capture mode

0 (R/W): Comparator mode (default)

Writing 1 to CCBMD configures the T16A_CCB*x* register as the capture B register (capture mode) to which the counter data will be loaded by the external trigger signal. When CCBMD is 0, the T16A_CCB*x* register functions as the compare B register (comparator mode) for writing a comparison value to generate the compare B signal.

D[7:6] CAPATRG[1:0]: Capture A Trigger Select Bits

Selects the trigger edge(s) of the external signal (CAP0/2/4/6) at which the counter value is captured in the capture A register.

CAPATRG[1:0]	Trigger edge			
0x3	Falling edge and rising edge			
0x2	Falling edge			
0x1	Rising edge			
0x0	Not triggered			

Table 10.8.7 Capture A Trigger Edge Selection

(Default: 0x0)

CAPATRG[1:0] are control bits for capture mode and are ineffective in comparator mode.

D[5:4] TOUTAMD[1:0]: TOUT A Mode Select Bits

Configures how the TOUT A signal waveform (TOUT0/2/4/6 output) is changed by the compare A and compare B signals. These bits are also used to turn the TOUT A output On and Off.

Table 10.8.8 TOOT A Generation Mode								
TOUTAMD[1:0]	When compare A occurs	When compare B occurs						
0x3	No change	Toggle						
0x2	Toggle	No change						
0x1	Rise Fall							
0x0	Disable output							

Table 10.8.8 TOUT A Generation Mode

(Default: 0x0)

TOUTAMD[1:0] are control bits for comparator mode and are ineffective in capture mode.

D[3:2] Reserved

D1 TOUTAINV: TOUT A Invert Bit

Selects the TOUT A signal (TOUT0/2/4/6 output) polarity. 1 (R/W): Inverted (active Low) 0 (R/W): Normal (active High) (default)

Writing 1 to TOUTAINV generates an active Low signal (Off level = High) for the TOUT A output. When TOUTAINV is 0, an active High signal (Off level = Low) is generated. TOUTAINV is a control bit for comparator mode and is ineffective in capture mode.

D0 CCAMD: T16A_CCA Register Mode Select Bit

Selects the T16A_CCAx register function (comparator mode or capture mode).

1 (R/W): Capture mode

0 (R/W): Comparator mode (default)

Writing 1 to CCAMD configures the T16A_CCAx register as the capture A register (capture mode) to which the counter data will be loaded by the external trigger signal. When CCAMD is 0, the T16A_CCAx register functions as the compare A register (comparator mode) for writing a comparison value to generate the compare A signal.

T16A Comparator/Capture Ch.x A Data Registers (T16A_CCAx)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
T16A	0x5406	D15-0	CCA[15:0]	Compare/capture A data	0x0 to 0xffff	0x0	R/W	
Comparator/	0x5426			CCA15 = MSB				
Capture Ch.x A	0x5446			CCA0 = LSB				
Data Register	0x5466							
(T16A_CCAx)	(16 bits)							

D[15:0] CCA[15:0]: Compare/Capture A Data Bits

In comparator mode (CCAMD/ T16A_CCCTLx register = 0)

Sets a compare A data, which will be compared with the counter value, through this register.

When CBUFEN/T16A_CTLx register is set to 0, compare A data will be set to the compare A register after a lapse of two T16A count clock cycles from the time when it is written to this register.

When CBUFEN is set to 1, the data written to this register is loaded to the compare A buffer. The buffer contents are loaded into the compare A register when the compare B signal is generated.

The compare A register is always directly accessed when being read regardless of the CBUFEN setting. The data set is compared with the counter data. When the counter reaches the comparison value set, the compare A signal is asserted and a cause of compare A interrupt occurs. Furthermore, the TOUT output waveform changes when TOUTAMD[1:0]/T16A_CCCTLx register or TOUTBMD[1:0]/T16A_CCCTLx register is set to 0x2 or 0x1. These processes do not affect the counter data and the count up operation.

In capture mode (CCAMD = 1)

When the counter value is captured at the external trigger signal (CAP0/2/4/6) edge selected using CAPATRG[1:0]/T16A_CCCTLx register, the captured value is loaded to this register. At the same time a capture A interrupt can be generated, thus the captured counter value can be read out in the interrupt handler.

T16A Comparator/Capture Ch.x B Data Registers (T16A_CCBx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A	0x5408	D15–0	CCB[15:0]	Compare/capture B data	0x0 to 0xffff	0x0	R/W	
Comparator/	0x5428			CCB15 = MSB				
Capture Ch.x B	0x5448			CCB0 = LSB				
Data Register	0x5468							
(T16A_CCBx)	(16 bits)							

D[15:0] CCB[15:0]: Compare/Capture B Data Bits

In comparator mode (CCBMD/ T16A_CCCTLx register = 0)

Sets a compare B data, which will be compared with the counter value, through this register.

When CBUFEN/T16A_CTLx register is set to 0, compare B data will be set to the compare B register after a lapse of two T16A count clock cycles from the time when it is written to this register.

When CBUFEN is set to 1, the data written to this register is loaded to the compare B buffer. The buffer contents are loaded into the compare B register when the compare B signal is generated.

The compare B register is always directly accessed when being read regardless of the CBUFEN setting. The data set is compared with the counter data. When the counter reaches the comparison value set, the compare B signal is asserted and a cause of compare B interrupt occurs. The counter is reset to 0. Furthermore, the TOUT output waveform changes when TOUTAMD[1:0]/T16A_CCCTLx register or TOUTBMD[1:0]/T16A_CCCTLx register is set to 0x3 or 0x1.

In capture mode (CCBMD = 1)

When the counter value is captured at the external trigger signal (CAP1/3/5/7) edge selected using CAPBTRG[1:0]/T16A_CCCTLx register, the captured value is loaded to this register. At the same time a capture B interrupt can be generated, thus the captured counter value can be read out in the interrupt handler.

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
T16A	0x540a	D15–6	-	reserved	_			-	-	0 when being read.	
Comparator/	0x542a	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture Ch.x	0x544a	D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable	0x546a	D3	CAPBIE	Capture B interrupt enable	1	Enable	0	Disable	0	R/W	
Register	(16 bits)	D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN <i>x</i>)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	

T16A Comparator/Capture Ch.x Interrupt Enable Registers (T16A_IENx)

D[15:6] Reserved

D5 CAPBOWIE: Capture B Overwrite Interrupt Enable Bit

Enables or disables capture B overwrite interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPBOWIE to 1 enables capture B overwrite interrupt requests to the ITC. Setting it to 0 disables interrupts.

D4 CAPAOWIE: Capture A Overwrite Interrupt Enable Bit

Enables or disables capture A overwrite interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPAOWIE to 1 enables capture A overwrite interrupt requests to the ITC. Setting it to 0 disables interrupts.

D3 CAPBIE: Capture B Interrupt Enable Bit

Enables or disables capture B interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CAPBIE to 1 enables capture B interrupt requests to the ITC. Setting it to 0 disables interrupts.

D2 CAPAIE: Capture A Interrupt Enable Bit

Enables or disables capture A interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CAPAIE to 1 enables capture A interrupt requests to the ITC. Setting it to 0 disables interrupts.

D1 CBIE: Compare B Interrupt Enable Bit

Enables or disables compare B interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting CBIE to 1 enables compare B interrupt requests to the ITC. Setting it to 0 disables interrupts.

D0 CAIE: Compare A Interrupt Enable Bit

Enables or disables compare A interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAIE to 1 enables compare A interrupt requests to the ITC. Setting it to 0 disables interrupts.
Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks
T16A	0x540c	D15–6	-	reserved		-		-	-	0 when being read.
Comparator/	0x542c	D5	CAPBOWIF	Capture B overwrite interrupt flag	1 Ca	ause of	0 Cause of	0	R/W	Reset by writing 1.
Capture Ch.x	0x544c	D4	CAPAOWIF	Capture A overwrite interrupt flag	int	terrupt	interrupt n	ot 0	R/W	
Interrupt Flag	0x546c	D3	CAPBIF	Capture B interrupt flag	oc	curred	occurred	0	R/W	1
Register	(16 bits)	D2	CAPAIF	Capture A interrupt flag				0	R/W	1
(T16A_IFLG <i>x</i>)		D1	CBIF	Compare B interrupt flag				0	R/W]
		D0	CAIF	Compare A interrupt flag				0	R/W	1

D[15:6] Reserved

D5 CAPBOWIF: Capture B Overwrite Interrupt Flag Bit

Indicates whether the cause of capture B overwrite interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPBOWIF is a T16A interrupt flag that is set to 1 when the capture B register is overwritten. CAPBOWIF is reset by writing 1.

D4 CAPAOWIF: Capture A Overwrite Interrupt Flag Bit

Indicates whether the cause of capture A overwrite interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAOWIF is a T16A interrupt flag that is set to 1 when the capture A register is overwritten. CAPAOWIF is reset by writing 1.

D3 CAPBIF: Capture B Interrupt Flag Bit

Indicates whether the cause of capture B interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPBIF is a T16A interrupt flag that is set to 1 when the counter value is captured in the capture B register.

CAPBIF is reset by writing 1.

D2 CAPAIF: Capture A Interrupt Flag Bit

Indicates whether the cause of capture A interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAIF is a T16A interrupt flag that is set to 1 when the counter value is captured in the capture A register.

CAPAIF is reset by writing 1.

D1 CBIF: Compare B Interrupt Flag Bit

Indicates whether the cause of compare B interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CBIF is a T16A interrupt flag that is set to 1 when the counter reaches the value set in the compare B register.

CBIF is reset by writing 1.

D0 CAIF: Compare A Interrupt Flag Bit

Indicates whether the cause of compare A interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAIF is a T16A interrupt flag that is set to 1 when the counter reaches the value set in the compare A register.

CAIF is reset by writing 1.

11 Clock Timer (CT)

11.1 CT Module Overview

The S1C17711 includes a clock timer module (CT) that uses the OSC1 oscillator as its clock source. This timer can be used for generating cyclic interrupts to implement a software clock function. The features of the CT module are listed below.

- 8-bit binary counter (128 Hz to 1 Hz)
- 32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts can be generated.

Figure 11.1.1 shows the CT configuration.



Figure 11.1.1 CT Configuration

The CT module consists of an 8-bit binary counter that uses the 256 Hz signal divided from the OSC1 clock as the input clock and allows data for each bit (128 Hz to 1 Hz) to be read out by software. The clock timer can also generate interrupts using the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. This clock timer is normally used for various timing functions, such as a clock.

11.2 Operation Clock

The CT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies.

The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the clock timer when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

Note: The OSC1 oscillator must be turned on before the CT module can operate.

11.3 Timer Reset

Reset the timer by writing 1 to CTRST/CT_CTL register. This clears the counter to 0. Apart from this operation, the counter is also cleared by an initial reset.

11.4 Timer RUN/STOP Control

Make the following settings before starting CT.

(1) If using interrupts, set the interrupt level and enable interrupts for the clock timer. See Section 11.5.

(2) Reset the timer. See Section 11.3.

The clock timer includes CTRUN/CT_CTL register for Run/Stop control.

The clock timer starts operating when 1 is written to CTRUN. Writing 0 to CTRUN disables clock input and stops the operation.

This control does not affect the counter (CT_CNT register) data. The counter data is retained even when the count is halted, allowing resumption of the count from that data.

If 1 is written to both CTRUN and CTRST simultaneously, the clock timer starts counting after resetting.

A cause of interrupt occurs during counting at the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signal falling edges. If interrupts are enabled, an interrupt request is sent to the interrupt controller (ITC).

OSC1/128	256 Hz		UUUUUU	NNNN	UNNINN	UNUNU	UNUNUN		UUUUU	UNUNUN	MANANAN			UNUNUN	UNUNU		WWWW	VANNAN	WWWWW		JANNAN		VALINAU	UNUNUN
CTCNT0	128 Hz									uuu							MMM	MM		ww	JUUUU			
CTCNT1	64 Hz		ուս		nn	W	W	W	տո	NN	M	M	W	INN	M		ЛЛ	տղ	nn	M	M	M	W	JUU
CTCNT2	32 Hz		Л		Л	UL	ЛГ	ГГ	ЛЛ			U	UГ					ГЛ		Л	ЛЛ	ll	Л	Л
CTCNT3	16 Hz											1												
CTCNT4	8 Hz			1						[1												
CTCNT5	4 Hz											L												
CTCNT6	2 Hz											1												
CTCNT7	1 Hz																							
32 Hz i	nterrupt	↑ †	ŧ	† †	ŧ	↑ ↑	ŧ	↑ ↑	ŧ	† †	+	ŧ	↑ ↑	1	•	1	•	Ť	↑ ↑	≜	ŧ	↑ ↑	ŧ	↑ ↑
8 Hz i	nterrupt			t		ŧ			↑			ŧ		1	L.		ŧ			ŧ			ŧ	
2 Hz i	nterrupt											ŧ											ŧ	
1 Hz i	nterrupt																						ŧ	

Figure 11.4.1 Clock Timer Timing Chart

Notes: • The clock timer switches to Run/Stop status synchronized with the 256 Hz signal falling edge after data is written to CTRUN. When 0 is written to CTRUN, the timer stops after counting an additional "+1." 1 is retained for CTRUN reading until the timer actually stops. Figure 11.4.2 shows the Run/Stop control timing chart.



• Executing the slp instruction while the timer is running (CTRUN = 1) will destabilize the timer operation during restarting from SLEEP status. When switching to SLEEP status, stop the timer (CTRUN = 0) before executing the slp instruction.

11.5 CT Interrupts

The CT module includes functions for generating the following four kinds of interrupts:

32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts

The CT module outputs a single interrupt signal shared by the above four interrupt causes to the interrupt controller (ITC). The interrupt flag in the CT module should be read to identify the cause of interrupt that occurred.

32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts

The 32 Hz, 8 Hz, 2 Hz, and 1 Hz signal falling edges set the corresponding interrupt flag in the CT module to 1. At the same time, an interrupt request is sent to the ITC if the corresponding interrupt enable bit has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. If the interrupt enable bit is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

Cause of interrupt	Interrupt flag	Interrupt enable bit					
32 Hz Interrupt	CTIF32/CT_IFLG register	CTIE32/CT_IMSK register					
8 Hz Interrupt	CTIF8/CT_IFLG register	CTIE8/CT_IMSK register					
2 Hz Interrupt	CTIF2/CT_IFLG register	CTIE2/CT_IMSK register					
1 Hz Interrupt	CTIF1/CT_IFLG register	CTIE1/CT_IMSK register					

Table 11 5 1	CT Interrupt Flags and Interrupt Enable Bits
	or interrupt riags and interrupt chable bits

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The CT module interrupt flag must be reset in the interrupt handler routine after a CT interrupt has occurred to prevent recurring interrupts.
 - Reset the interrupt flag before enabling CT interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

11.6 Control Register Details

Address		Register name	Function
0x5000	CT_CTL	Clock Timer Control Register	Resets and starts/stops the timer.
0x5001	CT_CNT	Clock Timer Counter Register	Counter data
0x5002	CT_IMSK	Clock Timer Interrupt Mask Register	Enables/disables interrupt.
0x5003	CT_IFLG	Clock Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.

The CT registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Clock Timer Control Register (CT_CTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
Clock Timer	0x5000	D7–5	-	reserved		_	-	-	0 when being read.
Control Register	(8 bits)	D4	CTRST	Clock timer reset	1 Reset	0 Ignored	0	W	
(CT_CTL)		D3–1	-	reserved		-	-	-	
		D0	CTRUN	Clock timer run/stop control	1 Run	0 Stop	0	R/W	

D[7:5] Reserved

D4 CTRST: Clock Timer Reset Bit

Resets the clock timer.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit resets the counter to 0x0. When reset in Run state, the clock timer restarts immediately after resetting. The reset data 0x0 is retained when in Stop state.

D[3:1] Reserved

D0 CTRUN: Clock Timer Run/Stop Control Bit

Controls the clock timer Run/Stop. 1 (R/W): Run 0 (R/W): Stop (default)

The clock timer starts counting when CTRUN is written as 1 and stops when written as 0. The counter data is retained at Stop state until a reset or the next Run state.

Clock Timer Counter Register (CT_CNT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Clock Timer	0x5001	D7–0	CTCNT[7:0]	Clock timer counter value	0x0 to 0xff	0x0	R	
Counter Register	(8 bits)							
(CT_CNT)								

D[7:0] CTCNT[7:0]: Clock Timer Counter Value Bits The counter data can be read out. (Default: 0x0) This register is read-only and cannot be written to. The bits correspond to various frequencies, as follows: D7: 1 Hz, D6: 2 Hz, D5: 4 Hz, D4: 8 Hz, D3: 16 Hz, D2: 32 Hz, D1: 64 Hz, D0: 128 Hz

Note: The correct counter value may not be read out (reading is unstable) if the register is read while counting is underway. Read the counter register twice in succession and treat the value as valid if the values read are identical.

Clock Timer Interrupt Mask Register (CT_IMSK)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
Clock Timer	0x5002	D7–4	-	reserved		-	-		-	-	0 when being read.
Interrupt Mask	(8 bits)	D3	CTIE32	32 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CTIE8	8 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(CT_IMSK)		D1	CTIE2	2 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CTIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	

This register enables or disables interrupt requests individually for the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. Setting CTIE* to 1 enables CT interrupts for the corresponding frequency signal falling edge, while setting to 0 disables interrupts.

D[7:4] Reserved D3 CTIE32: 32 Hz Interrupt Enable Bit Enables or disables 32 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D2 **CTIE8: 8 Hz Interrupt Enable Bit** Enables or disables 8 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D1 **CTIE2: 2 Hz Interrupt Enable Bit** Enables or disables 2 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D0 **CTIE1: 1 Hz Interrupt Enable Bit** Enables or disables 1 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Clock Timer Interrupt Flag Register (CT_IFLG)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
Clock Timer	0x5003	D7–4	-	reserved		-	-		-	-	0 when being read.
Interrupt Flag	(8 bits)	D3	CTIF32	32 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D2	CTIF8	8 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(CT_IFLG)		D1	CTIF2	2 Hz interrupt flag	1	occurred		occurred	0	R/W	
		D0	CTIF1	1 Hz interrupt flag					0	R/W	

This register indicates the occurrence state of interrupt causes due to 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. If a CT interrupt occurs, identify the interrupt cause (frequency) by reading the interrupt flag in this register. CTIF* is a CT module interrupt flag that is set to 1 at the falling edge of the corresponding 32 Hz, 8 Hz, 2 Hz, or 1 Hz interrupt. CTIF* is reset by writing 1.

D[7:4] Reserved

D3 CTIF32: 32 Hz Interrupt Flag Bit

Indicates whether the cause of 32 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

D2 CTIF8: 8 Hz Interrupt Flag Bit

Indicates whether the cause of 8 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

D1 CTIF2: 2 Hz Interrupt Flag Bit

Indicates whether the cause of 2 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

D0 CTIF1: 1 Hz Interrupt Flag Bit

Indicates whether the cause of 1 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

12 Stopwatch Timer (SWT)

12.1 SWT Module Overview

The S1C17711 includes a 1/100-second stopwatch timer module (SWT) that uses the OSC1 oscillator as its clock source. This timer can be used to implement a software stopwatch function. The features of the SWT module are listed below.

- Two 4-bit BCD counters (approximately 1/100 and 1/10-second counters)
- Approximately 100 Hz, approximately 10 Hz, and 1 Hz interrupts can be generated.

Figure 12.1.1 shows the SWT configuration.



The SWT module consists of two 4-bit BCD counters (1/100 and 1/10 second) that use the 256 Hz signal divided from the OSC1 clock as the input clock and allows count data to be read out by software.

The SWT module can also generate interrupts using the 100 Hz (approximately 100 Hz), 10 Hz (approximately 10 Hz), and 1 Hz signals.

12.2 Operation Clock

The SWT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies. The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the SWT module when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

Note: The OSC1 oscillator must be turned on before the SWT module can operate.

12.3 BCD Counters

The SWT module consists of 1/100-second and 1/10-second 4-bit BCD counters.

The 1/100-second and 1/10-second counter values can be read from BCD100[3:0]/SWT_BCNT register and BCD10[3:0]/SWT_BCNT register, respectively.

Count-up Pattern

A feedback divider is used to generate 100 Hz, 10 Hz, and 1 Hz signals from the 256 Hz clock. The counter count-up pattern varies as shown in Figure 12.3.1.

12 STOPWATCH TIMER (SWT)



Figure 12.3.1 SWT Count-Up Patterns

The feedback divider generates an approximate 100 Hz signal at 2/256-second and 3/256-second intervals from the 256 Hz signal supplied from the CLG module.

The 1/100-second counter counts the approximate 100 Hz signal output by the feedback divider and generates an approximate 10 Hz signal at 25/256-second and 26/256-second intervals. Count-up will be pseudo 1/100-second counting at 2/256-second and 3/256-second intervals.

The 1/10-second counter counts the approximate 10 Hz signal generated by the 1/100-second counter at a ratio of 4:6, and generates a 1 Hz signal. Count-up will be pseudo 1/10-second counting at 25/256-second and 26/256-second intervals.

12.4 Timer Reset

Reset the SWT module by writing 1 to SWTRST/SWT_CTL register. This clears the counter to 0. Apart from this operation, the counter is also cleared by initial reset.

12.5 Timer RUN/STOP Control

Make the following settings before starting SWT.

- (1) If using interrupts, set the interrupt level and enable interrupts for the SWT module. See Section 12.6.
- (2) Reset the timer. See Section 12.4.

The SWT module includes SWTRUN/SWT_CTL register for Run/Stop control.

The timer starts operating when 1 is written to SWTRUN. Writing 0 to SWTRUN disables clock input and stops the operation. This control does not affect the counter (SWT_BCNT register) data. The counter data is retained even when the count is halted, allowing resumption of the count from that data. If 1 is written to both SWTRUN and SWTRST simultaneously, the timer starts counting after resetting.

A cause of interrupt occurs during counting at the 100 Hz (approximate 100 Hz), 10 Hz (approximate 10 Hz), and 1 Hz signal falling edges. If interrupts are enabled, an interrupt request is sent to the interrupt controller (ITC).

12 STOPWATCH TIMER (SWT)



Figure 12.5.1 SWT Timing Chart

Notes: • The timer switches to Run/Stop status synchronized with the 256 Hz signal falling edge after data is written to SWTRUN. When 0 is written to SWTRUN, the timer stops after counting an additional "+1." 1 is retained for SWTRUN reading until the timer actually stops. Figure 12.5.2 shows the Run/Stop control timing chart.



• Executing the slp instruction while the timer is running (SWTRUN = 1) will destabilize the timer operation during restarting from SLEEP status. When switching to SLEEP status, stop the timer (SWTRUN = 0) before executing the slp instruction.

12.6 SWT Interrupts

The SWT module includes functions for generating the following three kinds of interrupts: 100 Hz, 10 Hz, and 1 Hz interrupts

The SWT module outputs a single interrupt signal shared by the above three interrupt causes to the interrupt controller (ITC). The interrupt flag in the SWT module should be read to identify the cause of interrupt that occurred.

100 Hz, 10 Hz, 1 Hz interrupts

The 100 Hz (approximate 100 Hz), 10 Hz (approximate 10 Hz), and 1 Hz signal falling edges set the corresponding interrupt flag in the SWT module to 1. At the same time, an interrupt request is sent to the ITC if the corresponding interrupt enable bit has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If the interrupt enable bit is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

Cause of interrupt	Interrupt flag	Interrupt enable bit					
100 Hz Interrupt	SIF100/SWT_IFLG register	SIE100/SWT_IMSK register					
10 Hz Interrupt	SIF10/SWT_IFLG register	SIE10/SWT_IMSK register					
1 Hz Interrupt	SIF1/SWT_IFLG register	SIE1/SWT_IMSK register					

Table 12.6.1 SWT Interrupt Flags and Interrupt Enable Bits

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The SWT module interrupt flag must be reset in the interrupt handler routine after a stopwatch timer interrupt has occurred to prevent recurring interrupts.
 - Reset the interrupt flag before enabling SWT interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

12.7 Control Register Details

Table 12.7.1 List of SWT Registers								
Address		Register name	Function					
0x5020	SWT_CTL	Stopwatch Timer Control Register	Resets and starts/stops the timer.					
0x5021	SWT_BCNT	Stopwatch Timer BCD Counter Register	BCD counter data					
0x5022	SWT_IMSK	Stopwatch Timer Interrupt Mask Register	Enables/disables interrupt.					
0x5023	SWT_IFLG	Stopwatch Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.					

The SWT registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Stopwatch Timer Control Register (SWT_CTL)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Stopwatch	0x5020	D7–5	-	reserved	_	-	-	0 when being read.
Timer Control	(8 bits)	D4	SWTRST	Stopwatch timer reset	1 Reset 0 Ignored	0	W	
Register		D3–1	-	reserved	_	-	-	
(SWT_CTL)		D0	SWTRUN	Stopwatch timer run/stop control	1 Run 0 Stop	0	R/W	

D[7:5] Reserved

D4 SWTRST: Stopwatch Timer Reset Bit

Resets the SWT module.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit resets the counter to 0x0. When reset in Run state, the timer restarts immediately after resetting. The reset data 0x0 is retained when in Stop state.

D[3:1] Reserved

D0 SWTRUN: Stopwatch Timer Run/Stop Control Bit

Controls the timer Run/Stop.

1 (R/W): Run

0 (R/W): Stop (default)

The timer starts counting when SWTRUN is written as 1 and stops when written as 0. The counter data is retained at Stop state until a reset or the next Run state.

Stopwatch Timer BCD Counter Register (SWT_BCNT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Stopwatch	0x5021	D7–4	BCD10[3:0]	1/10 sec. BCD counter value	0 to 9	0	R	
Timer BCD	(8 bits)							
Counter Register		D3–0	BCD100[3:0]	1/100 sec. BCD counter value	0 to 9	0	R	
(SWT_BCNT)								

D[7:4] BCD10[3:0]: 1/10 Sec. BCD Counter Value Bit

The 1/10-second counter BCD data can be read out. (Default: 0) This register is read-only and cannot be written to.

D[3:0] BCD100[3:0]: 1/100 Sec. BCD Counter Value Bit

The 1/100-second counter BCD data can be read out. (Default: 0) This register is read-only and cannot be written to. **Note**: The correct counter value may not be read out (reading is unstable) if the register is read while counting is underway. Read the counter register twice in succession and treat the value as valid if the values read are identical.

Stopwatch Timer Interrupt Mask Register (SWT_IMSK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
Stopwatch	0x5022	D7–3	-	reserved		-		-	-	0 when being read.	
Timer Interrupt	(8 bits)	D2	SIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Mask Register	ĺ	D1	SIE10	10 Hz interrupt enable	1	Enable	0	Disable	0	R/W	1
(SWT_IMSK)		D0	SIE100	100 Hz interrupt enable	1	Enable	0	Disable	0	R/W	

This register enables or disables interrupt requests individually for the 100 Hz, 10 Hz, and 1 Hz signals. Setting SIE* to 1 enables SWT interrupts for the corresponding frequency signal falling edge, while setting to 0 disables interrupts.

D[7:3] Reserved

 D2 SIE1: 1 Hz Interrupt Enable Bit Enables or disables 1 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
 D1 SIE10: 10 Hz Interrupt Enable Bit Enables or disables 10 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

D0 SIE100: 100 Hz Interrupt Enable Bit Enables or disables 100 Hz interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Stopwatch Timer Interrupt Flag Register (SWT_IFLG)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
Stopwatch	0x5023	D7–3	-	reserved	Т	_		-	-	0 when being read.	
Timer Interrupt	(8 bits)	D2	SIF1	1 Hz interrupt flag	1	Cause of	0 0	Cause of	0	R/W	Reset by writing 1.
Flag Register		D1	SIF10	10 Hz interrupt flag	1	interrupt	i	nterrupt not	0	R/W	
(SWT_IFLG)		D0	SIF100	100 Hz interrupt flag	1	occurred		occurred	0	R/W	

This register indicates the occurrence state of interrupt causes due to 100 Hz, 10 Hz, and 1 Hz signals. If an SWT interrupt occurs, identify the interrupt cause (frequency) by reading the interrupt flag in this register. SIF* is an SWT module interrupt flag that is set to 1 at the falling edge of the corresponding 100 Hz, 10 Hz, or 1 Hz interrupt. SIF* is reset by writing 1.

D[7:3] Reserved

D2 SIF1: 1 Hz Interrupt Flag Bit

Indicates whether the cause of 1 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

D1 SIF10: 10 Hz Interrupt Flag Bit

Indicates whether the cause of 10 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

12 STOPWATCH TIMER (SWT)

D0 SIF100: 100 Hz Interrupt Flag Bit

Indicates whether the cause of 100 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

13 Watchdog Timer (WDT)

13.1 WDT Module Overview

The S1C17711 includes a watchdog timer module (WDT) that uses the OSC1 oscillator as its clock source. This timer is used to detect CPU runaway.

The features of WDT are listed below.

- 10-bit up counter
- Either reset or NMI can be generated if the counter overflows.

Figure 13.1.1 shows the WDT configuration.



Figure 13.1.1 WDT Configuration

The WDT module generates an NMI or reset (selectable via software) to the CPU if not reset within 131,072/fosci seconds (4 seconds when $fosc_1 = 32.768 \text{ kHz}$).

Reset WDT via software within this cycle to prevent NMI/resets, which in turn enables runaway detection for programs that do not pass through the handler routine.

13.2 Operation Clock

The WDT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies. The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the WDT module when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

13.3 WDT Control

13.3.1 NMI/Reset Mode Selection

WDTMD/WDT_ST register is used to select whether an NMI signal or a reset signal is output when WDT has not been reset within the NMI/reset generation cycle.

To generate an NMI, set WDTMD to 0 (default). Set to 1 to generate a reset.

13.3.2 WDT Run/Stop Control

WDT starts counting when a value other than 0b1010 is written to WDTRUN[3:0]/WDT_CTL register and stops when 0b1010 is written.

At initial reset, WDTRUN[3:0] is set to 0b1010 to stop WDT.

Since an NMI or reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently (before running WDT), as explained in the following section.

13.3.3 WDT Reset

To reset WDT, write 1 to WDTRST/WDT_CTL register.

A location should be provided for periodically processing the routine for resetting WDT before an NMI or reset is generated when using WDT. Process this routine within 131,072/fosc1 second (4 seconds when fosc1 = 32.768 kHz) cycle.

After resetting, WDT starts counting with a new NMI/Reset generation cycle.

If WDT is not reset within the NMI/Reset generation cycle for any reason, the CPU is switched to interrupt processing by NMI or reset, the interrupt vector is read out, and the interrupt handler routine is executed. The reset and NMI vector addresses are TTBR + 0x0 and TTBR + 0x08.

If the counter overflows and generates an NMI without WDT being reset, WDTST/WDT_ST register is set to 1. This bit is provided to confirm that WDT was the source of the NMI. The WDTST set to 1 is cleared to 0 by resetting WDT.

13.3.4 Operations in HALT and SLEEP Modes

HALT mode

The WDT module operates in HALT mode, as the clock is supplied. HALT mode is therefore cleared by an NMI or reset if it continues for more than the NMI/reset generation cycle. To disable WDT while in HALT mode, stop WDT by writing 0b1010 to WDTRUN[3:0]/WDT_CTL register before executing the halt instruction. Reset WDT before resuming operations after HALT mode is cleared.

SLEEP mode

The clock supplied from the CLG module is stopped in SLEEP mode, which also stops WDT. To prevent generation of an unnecessary NMI or reset after clearing SLEEP mode, reset WDT before executing the slp instruction. WDT should also be stopped as required using WDTRUN[3:0].

13.4 Control Register Details

		–
Table 13.4.1	List of WD1	Registers

			- 5
Address		Register name	Function
0x5040	WDT_CTL	Watchdog Timer Control Register	Resets and starts/stops the timer.
0x5041	WDT_ST	Watchdog Timer Status Register	Sets the timer mode and indicates NMI status.

The WDT registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

Watchdog Timer Control Register (WDT_CTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
Watchdog	0x5040	D7–5	-	reserved	-		-	-	0 when being read.
Timer Control	(8 bits)	D4	WDTRST	Watchdog timer reset	1 Reset	0 Ignored	0	W	
Register		D3–0	WDTRUN[3:0]	Watchdog timer run/stop control	Other than 1010	1010	1010	R/W	
(WDT_CTL)					Run	Stop			

D[7:5] Reserved

D4 WDTRST: Watchdog Timer Reset Bit

Resets WDT.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)
- **Note**: To use WDT, it must be reset by writing 1 to this bit within the NMI/reset generation cycle (4 seconds when fosc1 = 32.768 kHz). This resets the up-counter to 0 and starts counting with a new NMI/reset generation cycle.

D[3:0] WDTRUN[3:0]: Watchdog Timer Run/Stop Control Bits Controls WDT Run/Stop.

Values other than 0b1010 (R/W): Run 0b1010 (R/W): Stop (default)

Note: WDT must also be reset to prevent generation of an unnecessary NMI or Reset before starting WDT.

Watchdog Timer Status Register (WDT_ST)

Register name	Address	Bit	Name	Function		Set	tin	9	Init.	R/W	Remarks
Watchdog	0x5041	D7–2	-	reserved	-		-	-	0 when being read.		
Timer Status	(8 bits)										-
Register		D1	WDTMD	NMI/Reset mode select	1	Reset	0	NMI	0	R/W	
(WDT_ST)		D0	WDTST	NMI status	1	NMI occurred	0	Not occurred	0	R	

D[7:2] Reserved

D1 WDTMD: NMI/Reset Mode Select Bit

Selects NMI or reset generation on counter overflow.

1 (R/W): Reset

0 (R/W): NMI (default)

Setting this bit to 1 outputs a reset signal when the counter overflows. Setting to 0 outputs an NMI signal.

D0 WDTST: NMI Status Bit

Indicates a counter overflow and NMI occurrence.

1 (R): NMI occurred (counter overflow)

0 (R): NMI not occurred (default)

This bit confirms that WDT was the source of the NMI. The WDTST set to 1 is cleared to 0 by resetting WDT.

This is also set by a counter overflow if reset output is selected, but is cleared by initial reset and cannot be confirmed.

14 UART

14.1 UART Module Overview

The S1C17711 includes a UART module for asynchronous communication. It includes a 2-byte receive data buffer and 1-byte transmit data buffer allowing successive data transfer. The UART module also includes an RZI modula-tor/demodulator circuit that enables IrDA 1.0-compatible infrared communications simply by adding basic external circuits.

The following shows the main features of the UART:

- Number of channels: 1 channel
- Transfer rate: 150 to 460,800 bps (150 to 115,200 bps in IrDA mode)
- Transfer clock: Internal clock (baud rate generator output) or an external clock (SCLK input) can be selected.
- Character length: 7 or 8 bits (LSB first)
- Parity mode: Even, odd, or no parity
- Stop bit: 1 or 2 bits
- Start bit: 1 bit fixed
- Supports full-duplex communications.
- Includes a 2-byte receive data buffer and a 1-byte transmit data buffer.
- Includes a baud rate generator with fine adjustment function.
- Includes an RZI modulator/demodulator circuit to support IrDA 1.0-compatible infrared communications.
- Can detect parity error, framing error, and overrun error during receiving.
- Can generate receive buffer full, transmit buffer empty, end of transmission and receive error interrupts.

Figure 14.1.1 shows the UART configuration.



Note: The letter '*x*' in register and pin names refers to a channel number (0). Example: UART_CTL*x* register Ch.0: UART_CTL0 register

14.2 UART Input/Output Pins

Table 14.2.1 lists the UART input/output pins.

Pin name	I/O	Qty	Function				
SIN0 (Ch.0)	1	1	UART data input pin				
			Inputs serial data sent from an external serial device.				
SOUT0 (Ch.0)	0	1	UART data output pin				
			Outputs serial data sent to an external serial device.				
SCLK0 (Ch.0)	I	1	UART clock input pin				
			Inputs the transfer clock when an external clock is used.				

Table 14.2.1 List of UART Pins

The UART input/output pins (SIN*x*, SOUT*x*, SCLK*x*) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as UART input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

14.3 Baud Rate Generator

The UART module includes a baud rate generator to generate the transfer (sampling) clock. It consists of an 8-bit programmable timer with fine mode. The timer counts down from the initial value set via software and outputs an underflow signal when the counter underflows. The underflow signal is used to generate the transfer clock. The underflow cycle can be programmed by selecting the clock source and initial data, enabling the application program to obtain serial transfer rates as required. Fine mode provides a function that minimizes transfer rate errors.



Clock source settings

The clock source can be selected from IOSC, OSC3, OSC1, or external clock using CLKSRC[1:0]/UART_CLK*x* register.

Clock source								
External clock (SCLKx)								
OSC3								
OSC1								
IOSC								

Table 14.3.1 Clock Source Selection

Note: When inputting the external clock via the SCLKx pin, the clock duty ratio must be 50%.

When IOSC or OSC3 is selected as the clock source, use CLKDIV[1:0]/UART_CLKx register to select the division ratio.

⁽Default: 0x0)

CLKDIV[1:0]	Division ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1
	(Default: 0x0)

Table 14.3.2 IOSC/OSC3 Division Ratio Selection

(Default: 0x0)

Clock supply to the counter is controlled using CLKEN/UART_CLK*x* register. The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the counter.

Initial counter value setting

BR[7:0]/UART_BRx register is used to set the initial value for the down counter.

The initial counter value is preset to the down counter if the counter underflows. This means that the initial counter value and the count clock frequency determine the time elapsed between underflows.



Use the following equations to calculate the initial counter value for obtaining the desired transfer rate.

- $bps = \frac{ct_clk}{\{(BR + 1) \times 16 + FMD\}}$ $BR = \left(\frac{ct_clk}{bps} FMD 16\right) \div 16$ $ct_clk: Count clock frequency (Hz)$ BR: BR[7:0] setting (0 to 255) bps: Transfer rate (bit/s) FMD: FMD[3:0] (fine mode) setting (0 to 15)
- Note: The UART transfer rate is capped at 460,800 bps (115,200 bps in IrDA mode). Do not set faster transfer rates.

Fine Mode

Fine mode provides a function that minimizes transfer rate errors. The baud rate generator output clock can be set to the required frequency by selecting the appropriate clock source and initial counter data. Note that errors may occur, depending on the transfer rate. Fine mode extends the output clock cycle by delaying the underflow pulse from the counter. This delay can be specified with the FMD[3:0]/UART_FMDx register. FMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the output clock cycle by one count clock cycle.

FMD[3:0]	Underflow number															
FMD[3:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	_	-	-	-	_	-	_	-	-	-	_	-	_	-	-
0x1	-	-	-	-	-	-	-	-	-	-	—	-	—	-	-	D
0x2	-	-	-	-	-	-	-	D	-	-	-	-	-	-	-	D
0x3	-	-	-	-	-	-	-	D	-	-	-	D	-	-	-	D
0x4	-	-	-	D	-	-	-	D	-	-	-	D	-	-	-	D
0x5	-	-	-	D	-	-	-	D	-	-	-	D	-	D	-	D
0x6	-	-	-	D	-	D	-	D	-	-	-	D	-	D	-	D
0x7	-	-	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x8	-	D	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x9	-	D	-	D	-	D	-	D	-	D	-	D	-	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	-	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	-	D	D	D	-	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
Oxf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Table 14.3.3 Delay Patterns Specified by FMD[3:0]



At initial reset, FMD[3:0] is set to 0x0, preventing insertion of delay cycles.

Note: Make sure the UART is halted (RXEN/UART_CTL*x* register = 0) before setting the baud rate generator.

14.4 Transfer Data Settings

Set the following conditions to configure the transfer data format.

- Data length: 7 or 8 bits
- Start bit: Fixed at 1 bit
- Stop bit: 1 or 2 bits
- Parity bit: Even, odd, or no parity
- **Note**: Make sure the UART is halted (RXEN/UART_CTL*x* register = 0) before changing transfer data format settings.

Data length

The data length is selected by CHLN/UART_MODx register. Setting CHLN to 0 (default) configures the data length to 7 bits. Setting CHLN to 1 configures it to 8 bits.

Stop bit

The stop bit length is selected by STPB/UART_MOD*x* register. Setting STPB to 0 (default) configures the stop bit length to 1 bit. Setting STPB to 1 configures it to 2 bits.

Parity bit

Whether the parity function is enabled or disabled is selected by PREN/UART_MOD*x* register. Setting PREN to 0 (default) disables the parity function. In this case, no parity bit is added to the transfer data and the data is not checked for parity when received. Setting PREN to 1 enables the parity function. In this case, a parity bit is added to the transfer data and the data is checked for parity when received. When the parity function is enabled, the parity mode is selected by PMD/UART_MOD*x* register. Setting PMD to 0 (default) adds a parity bit and checks for even parity. Setting PMD to 1 adds a parity bit and checks for odd parity.

Sampling clock (sclk)
CHLN = 0, PREN = 0, STPB = 0
CHLN = 0, PREN = 1, STPB = 0
CHLN = 0, PREN = 0, STPB = 1
CHLN = 0, PREN = 1, STPB = 1 <u>s1 (D0 (D1) D2 (D3) D4 (D5) D6 (p)</u> s2 s3
CHLN = 1, PREN = 0, STPB = 0S1 <u></u> D0 <u></u> D1 <u></u> D2 <u></u> D3 <u></u> D4 <u></u> D5 <u></u> D6 <u></u> D7 <u></u> s2
CHLN = 1, PREN = 1, STPB = 0
CHLN = 1, PREN = 0, STPB = 1 <u>s1 (D0 (D1) (D2 (D3) (D4) (D5) (D6) (D7) s2 s3</u>
CHLN = 1, PREN = 1, STPB = 1
s1: start bit, s2 & s3: stop bit, p: parity bit
Figure 14.4.1 Transfer Data Format

14.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Select the input clock. (See Section 14.3.)
- (2) Program the baud rate generator to output the transfer clock. (See Section 14.3.)
- (3) Set the transfer data format. (See Section 14.4.)
- (4) To use the IrDA interface, set IrDA mode. (See Section 14.8.)
- (5) Set interrupt conditions to use UART interrupts. (See Section 14.7.)
- **Note**: Make sure the UART is halted (RXEN/UART_CTL*x* register = 0) before changing the above settings.

Enabling data transfers

Set RXEN/UART_CTLx register to 1 to enable data transfers. This puts the transmitter/receiver circuit in ready-to-transmit/receive status.

Note: Do not set RXEN to 0 while the UART is sending or receiving data.

Data transmission control

To start data transmission, write the transmit data to TXD[7:0]/UART_TXDx register.

The data is written to the transmit data buffer, and the transmitter circuit starts sending data.

The buffer data is sent to the transmit shift register, and the start bit is output from the SOUTx pin. The data in the shift register is then output from the LSB. The transfer data bit is shifted in sync with the sampling clock rising edge and output in sequence via the SOUTx pin. Following output of MSB, the parity bit (if parity is enabled) and the stop bit are output.

The transmitter circuit includes three status flags: TDBE/UART_STx register, TRBS/UART_STx register, and TRED/UART_STx register.

The TDBE flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the transmit data buffer and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 14.7). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by reading the TDBE flag. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the TDBE flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

The TRBS flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the transmitter circuit is operating or at standby.

The TRED switches to 1 when the TRBS flag reverts to 0 from 1, indicating that transmit operation has completed. An interrupt can be generated when this flag is set to 1 (see Section 14.7). Use this interrupt for transmission end processing. The TRED flag is reset to 0 by writing 1.



14 UART

Data reception control

The receiver circuit is activated by setting RXEN to 1, enabling data to be received from an external serial device.

When the external serial device sends a start bit, the receiver circuit detects its Low level and starts sampling the following data bits. The data bits are sampled at the sampling clock rising edge, and the lead bit is loaded into the receive shift register as LSB. Once the MSB has been received into the shift register, the received data is loaded into the receive data buffer. If parity checking is enabled, the receiver circuit checks the received data at the same time by checking the parity bit received immediately after the MSB.

The receive data buffer, a 2-byte FIFO, receives data until full.

Received data in the buffer can be read from RXD[7:0]/UART_RXDx register. The oldest data is read out first and data is cleared by reading.

The receiver circuit includes two buffer status flags: RDRY/UART_STx register and RD2B/UART_STx register.

The RDRY flag indicates that the receive data buffer still contains data. The RD2B flag indicates that the receive data buffer is full.

(1)
$$RDRY = 0, RD2B = 0$$

The receive data buffer contents need not be read, since no data has been received.

(2)
$$RDRY = 1$$
, $RD2B = 0$

One 8-bit data has been received. Read the receive data buffer contents once. This resets the RDRY flag. The buffer reverts to state (1) above.

If the receive data buffer contents are read twice, the second data read will be invalid.

(3) RDRY = 1, RD2B = 1

Two 8-bit data have been received. Read the receive data buffer contents twice. The receive data buffer outputs the oldest data first. This resets the RD2B flag. The buffer then reverts to the state in (2) above. The second read outputs the most recent received data, after which the buffer reverts to the state in (1) above. Even when the receive data buffer is full, the shift register can start receiving 8-bit data one more time. An overrun error will occur if receiving is finished before the receive data buffer has been read. In this case, the last received data cannot be read. The contents of the receive data buffer must be read out before an overrun error occurs. For detailed information on overrun errors, refer to Section 14.6.

The volume of data received can be checked by reading these flags.

The UART allows receive buffer full interrupts to be generated once data has been received in the receive data buffer. These interrupts can be used to read the receive data buffer. By default, a receive buffer full interrupt occurs when the receive data buffer receives one 8-bit data (status (2) above). This can be changed by setting RBFI/UART_CTLx register to 1 so that an interrupt occurs when the receive data buffer receives two 8-bit data.

Three error flags are also provided in addition to the flags previously mentioned. See Section 14.6 for detailed information on flags and receive errors.



S1: Start bit, S2: Stop bit, P: Parity bit, Rd: Data read from RXD[7:0]

Figure 14.5.2 Data Receiving Timing Chart

Disabling data transfers

After a data transfer is completed (both transmission and reception), write 0 to RXEN to disable data transfers.

Note: Setting RXEN to 0 empties the transmit data buffer, clearing any remaining data. The data being transferred cannot be guaranteed if RXEN is set to 0 while data is being sent or received.
 Make sure that the TDBE flag is 1 and the TRBS and RDRY flags are both 0 before disabling data transfer.

14.6 Receive Errors

Three different receive errors may be detected while receiving data.

Since receive errors are interrupt causes, they can be processed by generating interrupts. For more information on UART interrupt control, see Section 14.7.

Parity error

If PREN/UART_MODx register has been set to 1 (parity enabled), data received is checked for parity.

Data received in the shift register is checked for parity when sent to the receive data buffer. The matching is checked against the PMD/UART_MOD*x* register setting (odd or even parity). If the result is a non-match, a parity error is issued, and the parity error flag PER/UART_ST*x* register is set to 1. Even if this error occurs, the data received is sent to the receive data buffer, and the receiving operation continues. However, the received data cannot be guaranteed if a parity error occurs. The PER flag is reset to 0 by writing 1.

Framing error

A framing error occurs if the stop bit is received as 0 and the UART determines loss of sync. If the stop bit is set to two bits, only the first bit is checked.

The framing error flag FER/UART_ST*x* register is set to 1 if this error occurs. The received data is still transferred to the receive data buffer if this error occurs and the receiving operation continues, but the data cannot be guaranteed, even if no framing error occurs for subsequent data receiving. The FER flag is reset to 0 by writing 1.

Overrun error

Even if the receive data buffer is full (two 8-bit data already received), the third data can be received in the shift register. However, if the receive data buffer is not emptied (by reading out data received) by the time this data has been received, the third data received in the shift register will not be sent to the buffer and generate an overrun error. If an overrun error occurs, the overrun error flag OER/UART_STx register is set to 1. The receiving operation continues even if this error occurs. The OER flag is reset to 0 by writing 1.

14.7 UART Interrupts

The UART includes a function for generating the following four different types of interrupts.

- Transmit buffer empty interrupt
- End of transmission interrupt
- Receive buffer full interrupt
- Receive error interrupt

The UART channel outputs one interrupt signal shared by the four above interrupt causes to the interrupt controller (ITC). Inspect the status flag and error flag to determine the interrupt cause occurred.

Transmit buffer empty interrupt

To use this interrupt, set TIEN/UART_CTLx register to 1. If TIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the UART sets TDBE/ UART_STx register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (TIEN = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the TDBE flag in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a transmit buffer empty. If TDBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

Note: When using the UART transmit buffer empty interrupt, the same clock source as the system clock must be selected using the CLKSRC[1:0]/UART_CLK*x* register.

End of transmission interrupt

To use this interrupt, set TEIEN/UART_CTLx register to 1. If TEIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the TRBS flag is reset to 0, the UART sets TRED/UART_STx register to 1, indicating that the transmit operation has completed. If end of transmission interrupts are enabled (TEIEN = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the TRED flag in the UART interrupt handler routine to determine whether the UART interrupt is attributable to an end of transmission. If TRED is 1, the transmission processing can be terminated.

Receive buffer full interrupt

To use this interrupt, set RIEN/UART_CTLx register to 1. If RIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If the specified volume of received data is loaded into the receive data buffer when a receive buffer full interrupt is enabled (RIEN = 1), the UART outputs an interrupt request to the ITC. If RBFI/UART_CTLx register is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/UART_STx register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART_STx register is set to 1).

An interrupt occurs if other interrupt conditions are met. You can inspect the RDRY and RD2B flags in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a receive buffer full. If RDRY or RD2B is 1, the received data can be read from the receive data buffer by the interrupt handler routine.

Receive error interrupt

To use this interrupt, set REIEN/UART_CTLx register to 1. If REIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The UART sets an error flag, PER, FER, or OER/UART_STx register to 1 if a parity error, framing error, or overrun error is detected when receiving data. If receive error interrupts are enabled (REIEN = 1), an interrupt request is sent simultaneously to the ITC.

If other interrupt conditions are satisfied, an interrupt occurs. You can inspect the PER, FER, and OER flags in the UART interrupt handler routine to determine whether the UART interrupt was caused by a receive error. If any of the error flags has the value 1, the interrupt handler routine will proceed with error recovery.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

Seiko Epson Corporation

14.8 IrDA Interface

This UART module includes an RZI modulator/demodulator circuit enabling implementation of IrDA 1.0-compatible infrared communication function simply by adding basic external circuits.

The transmit data output from the UART transmit shift register is input to the modulator circuit and output from the SOUTx pin after the Low pulse has been modulated to a $3 \times \text{sclk16}$ cycle.



Figure 14.8.1 Transmission Signal Waveform

The received IrDA signal is input to the demodulator circuit and the Low pulse width is converted to $16 \times \text{sclk16}$ cycles before entry to the receive shift register. The demodulator circuit uses the pulse detection clock selected separately from the transfer clock to detect Low pulses input (when minimum pulse width = $1.41 \text{ } \mu \text{s}/115,200 \text{ } \text{bps}$).



IrDA enable

To use the IrDA interface function, set IRMD/UART_EXPx register to 1. This enables the RZI modulator/demodulator circuit.

Note: This setting must be performed before setting other UART conditions.

Serial data transfer control

Data transfer control in IrDA mode is identical to that for normal interfaces. For detailed information on data format settings and data transfer and interrupt control methods, refer to the preceding sections.

14.9 Control Register Details

			11 Tiegiotero
Address		Register name	Function
0x4100	UART_ST0	UART Ch.0 Status Register	Indicates transfer, buffer and error statuses.
0x4101	UART_TXD0	UART Ch.0 Transmit Data Register	Transmit data
0x4102	UART_RXD0	UART Ch.0 Receive Data Register	Receive data
0x4103	UART_MOD0	UART Ch.0 Mode Register	Sets transfer data format.
0x4104	UART_CTL0	UART Ch.0 Control Register	Controls data transfer.
0x4105	UART_EXP0	UART Ch.0 Expansion Register	Sets IrDA mode.
0x4106	UART_BR0	UART Ch.0 Baud Rate Register	Sets baud rate.
0x4107	UART_FMD0	UART Ch.0 Fine Mode Register	Sets fine mode.
0x506c	UART_CLK0	UART Ch.0 Clock Control Register	Selects the baud rate generator clock.

Table 14.9.1 List of UART Registers

The UART registers are described in detail below. These are 8-bit registers.

- Notes: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.
 - The following UART bits should be set with transfers disabled (RXEN = 0).
 - All UART_MODx register bits (STPB, PMD, PREN, CHLN)
 - RBFI bit in the UART_CTLx register
 - All UART_EXPx register bits (IRMD)
 - All UART_BRx register bits (BR[7:0])
 - All UART_FMDx register bits (FMD[3:0])
 - All UART_CLKx register bits (CLKDIV[1:0], CLKSRC[1:0], CLKEN)

UART Ch.x Status Register (UART_STx)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
UART Ch.x	0x4100	D7	TRED	End of transmission flag	1	Completed	0	Not completed	0	R/W	Reset by writing 1.
Status Register	(8 bits)	D6	FER	Framing error flag	1	Error 0 Normal 0		0	R/W		
(UART_ST <i>x</i>)		D5	PER	Parity error flag	1	Error	0	Normal	0	R/W	
		D4	OER	Overrun error flag	1	Error	0	Normal	0	R/W	
		D3	RD2B	Second byte receive flag	1	Ready	0	Empty	0	R	
		D2	TRBS	Transmit busy flag	1	Busy	0	Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag	1	Ready	0	Empty	0	R	
		D0	TDBE	Fransmit data buffer empty flag 1		Empty	0	Not empty	1	R	

D7 TRED: End of Transmission Flag Bit

Indicates whether the transmit operation has completed or not.

- 1 (R): Completed
- 0 (R): Not completed (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

TRED is set to 1 when the TRBS flag is reset to 0 (when transmission has completed). TRED is reset by writing 1.

D6 FER: Framing Error Flag Bit

Indicates whether a framing error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

FER is set to 1 when a framing error occurs. Framing errors occur when data is received with the stop bit set to 0. FER is reset by writing 1.

D5 PER: Parity Error Flag Bit

Indicates whether a parity error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

PER is set to 1 when a parity error occurs. Parity checking is enabled only when PREN/ UART_MOD*x* register is set to 1 and is performed when received data is transferred from the shift register to the receive data buffer. PER is reset by writing 1.

D4 OER: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

OER is set to 1 when an overrun error occurs. Overrun errors occur if the receive data buffer is full when data is received in the shift register. The receive data buffer is not overwritten even if this error occurs. The shift register is overwritten as soon as the error occurs. OER is reset by writing 1.

D3 RD2B: Second Byte Receive Flag Bit

Indicates that the receive data buffer contains two received data.

- 1 (R): Second byte can be read
- 0 (R): Second byte not received (default)

RD2B is set to 1 when the second byte of data is loaded into the receive data buffer and is reset to 0 when the first data is read from the receive data buffer.

D2 TRBS: Transmit Busy Flag Bit

Indicates the transmit shift register status.

- 1 (R): Operating
- 0 (R): Standby (default)

TRBS is set to 1 when transmit data is loaded from the transmit data buffer into the shift register and is reset to 0 when the data transfer is completed. Inspect TRBS to determine whether the transmit circuit is operating or at standby.

D1 RDRY: Receive Data Ready Flag Bit

Indicates that the receive data buffer contains valid received data.

- 1 (R): Data can be read
- 0 (R): Buffer empty (default)

RDRY is set to 1 when received data is loaded into the receive data buffer and is reset to 0 when all data has been read from the receive data buffer.

D0 TDBE: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Buffer empty (default)
- 0 (R): Data exists

TDBE is reset to 0 when transmit data is written to the transmit data buffer and is set to 1 when the data is transferred to the shift register.

UART Ch.x Transmit Data Register (UART_TXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch. <i>x</i> Transmit Data	0x4101 (8 bits)	D7–0		Transmit data TXD7(6) = MSB	0x0 to 0xff (0x7f)	0x0	R/W	
Register	(0 01(3)			TXD0 = LSB				
(UART_TXDx)								

D[7:0] TXD[7:0]: Transmit Data

Write transmit data to be set in the transmit data buffer. (Default: 0x0)

The UART starts transmitting when data is written to this register. Data written to TXD[7:0] is retained until sent to the transmit data buffer.

Transmitting data from within the transmit data buffer generates a cause of transmit buffer empty interrupt.

TXD7 (MSB) is invalid in 7-bit mode.

Serial converted data is output from the SOUT*x* pin beginning with the LSB, in which the bits set to 1 are output as High level and bits set to 0 as Low level signals.

This register can also be read.

UART Ch.x Receive Data Register (UART_RXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4102	D7–0	RXD[7:0]	Receive data in the receive data	0x0 to 0xff (0x7f)	0x0	R	Older data in the buf-
Receive Data	(8 bits)			buffer				fer is read out first.
Register				RXD7(6) = MSB				
(UART_RXDx)				RXD0 = LSB				

D[7:0] RXD[7:0]: Receive Data

Data in the receive data buffer is read out in sequence, starting with the oldest. Received data is placed in the receive data buffer. The receive data buffer is a 2-byte FIFO that allows proper data reception until it fills, even if data is not read out. If the buffer is full and the shift register also contains received data, an overrun error will occur, unless the data is read out before reception of the subsequent data starts.

The receive circuit includes two receive buffer status flags: RDRY/UART_STx register and RD2B/UART_STx register. The RDRY flag indicates the presence of valid received data in the receive data buffer, while the RD2B flag indicates the presence of two received data in the receive data buffer.

A receive buffer full interrupt occurs when the received data in the receive data buffer reaches the number specified by RBFI/UART_CTLx register.

0 is loaded into RXD7 in 7-bit mode.

Serial data input via the SINx pin is converted to parallel, with the initial bit as LSB, the High level bit as 1, and the Low level bit as 0. This data is then loaded into the receive data buffer. This register is read-only. (Default: 0x0)

UART Ch.x Mode Register (UART_MODx)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
UART Ch.x	0x4103	D7–5	-	reserved		-	-		-	-	0 when being read.
Mode Register	(8 bits)	D4	CHLN	Character length select	racter length select 1		0	7 bits	0	R/W	
(UART_MOD <i>x</i>)		D3	PREN	Parity enable	1	With parity	0	No parity	0	R/W	
		D2	PMD	Parity mode select	1	Odd	0	Even	0	R/W	
		D1	STPB	Stop bit select	Stop bit select 1		0	1 bit	0	R/W	
		D0	-	reserved	-		-	-	0 when being read.		

D[7:5] Reserved

D4 CHLN: Character Length Select Bit

Selects the serial transfer data length. 1 (R/W): 8 bits 0 (R/W): 7 bits (default)

D3 PREN: Parity Enable Bit

Enables the parity function. 1 (R/W): With parity 0 (R/W): No parity (default)

PREN is used to select whether received data parity checking is performed and whether a parity bit is added to transmit data. Setting PREN to 1 parity-checks the received data. A parity bit is automatically added to the transmit data. If PREN is set to 0, no parity bit is checked or added.

D2 PMD: Parity Mode Select Bit

Selects the parity mode. 1 (R/W): Odd parity 0 (R/W): Even parity (default)

Writing 1 to PMD selects odd parity; writing 0 to it selects even parity. Parity checking and parity bit addition are enabled only when PREN is set to 1. The PMD setting is disabled if PREN is 0.

D1 STPB: Stop Bit Select Bit

Selects the stop bit length. 1 (R/W): 2 bits 0 (R/W): 1 bit (default)

Writing 1 to STPB selects 2 stop bits; writing 0 to it selects 1 bit. The start bit is fixed at 1 bit.

D0 Reserved

UART Ch.x Control Register (UART_CTLx)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
UART Ch.x	0x4104	D7	TEIEN	End of transmission int. enable	1	Enable	0	Disable	0	R/W	
Control Register	(8 bits)	D6	REIEN	Receive error int. enable	1	Enable	0	Disable	0	R/W	
(UART_CTLx)		D5	RIEN	Receive buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	TIEN	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved		-	-	•	-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup	1	2 bytes	0	1 byte	0	R/W	
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	

D7 TEIEN: End of Transmission Interrupt Enable Bit

Enables interrupt requests to the ITC when transmit operation has completed.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to terminate transmit processing using interrupts.

D6 REIEN: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when a receive error occurs.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to process receive errors using interrupts.

D5 RIEN: Receive Buffer Full Interrupt Enable Bit

Enables interrupt requests to the ITC caused when the received data quantity in the receive data buffer reaches the quantity specified in RBFI.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to read received data using interrupts.

D4 TIEN: Transmit Buffer Empty Interrupt Enable Bit

Enables interrupt requests to the ITC caused when transmission data in the transmit data buffer is sent to the shift register (i.e. when data transmission begins).

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to write data to the transmit data buffer using interrupts.

14 UART

D[3:2] Reserved

D1 RBFI: Receive Buffer Full Interrupt Condition Setup Bit

Sets the quantity of data in the receive data buffer to generate a receive buffer full interrupt.

1 (R/W): 2 bytes

0 (R/W): 1 byte (default)

If receive buffer full interrupts are enabled (RIEN = 1), the UART outputs an interrupt request to the ITC when the quantity of received data specified by RBFI is loaded into the receive data buffer.

If RBFI is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/UART_STx register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART_STx register is set to 1).

D0 RXEN: UART Enable Bit

Enables data transfer by the UART. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Set RXEN to 1 before starting UART transfers. Setting RXEN to 0 disables data transfers. Set the transfer conditions while RXEN is 0.

Disabling transfers by writing 0 to RXEN also clears the transmit data buffer.

UART Ch.x Expansion Register (UART_EXPx)

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
UART Ch.x	0x4105	D7–1	-	reserved		_		-	-	0 when being read.
Expansion	(8 bits)									-
Register										
(UART_EXPx)		D0	IRMD	IrDA mode select	1	On	0 Off	0	R/W	

D[7:1] Reserved

D0 IRMD: IrDA Mode Select Bit

Switches the IrDA interface function on and off. 1 (R/W): On 0 (R/W): Off (default)

Set IRMD to 1 to use the IrDA interface. When IRMD is set to 0, this module functions as a normal UART, with no IrDA functions.

UART Ch.x Baud Rate Register (UART_BRx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4106	D7–0	BR[7:0]	Baud rate setting	0x0 to 0xff	0x0	R/W	
Baud Rate	(8 bits)			-				
Register								
(UART_BRx)								

D[7:0] BR[7:0]: Baud Rate Setting Bits

Sets the initial counter value of the baud rate generator. (Default: 0x0)

The counter in the baud rate generator repeats counting from the value set in this register to occurrence of counter underflow to generate the transfer (sampling) clock.

Use the following equations to calculate the initial counter value for obtaining the desired transfer rate.

$$bps = \frac{ct_clk}{\{(BR + 1) \times 16 + FMD\}}$$
$$BR = \left(\frac{ct_clk}{bps} - FMD - 16\right) \div 16$$

ct_clk: Count clock frequency (Hz)

BR: BR[7:0] setting (0 to 255)

bps: Transfer rate (bit/s)

FMD: FMD[3:0] (fine mode) setting (0 to 15)

UART Ch.x Fine Mode Register (UART_FMDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4107	D7–4	-	reserved	_	-	-	0 when being read.
Fine Mode	(8 bits)	D3–0	FMD[3:0]	Fine mode setup	0x0 to 0xf	0x0	R/W	Set a number of times
Register				-				to insert delay into a
(UART_FMD <i>x</i>)								16-underflow period.

D[7:4] Reserved

D[3:0] FMD[3:0]: Fine Mode Setup Bits

Corrects the transfer rate error. (Default: 0x0)

FMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period of the baud rate generator output clock. Inserting one delay extends the output clock cycle by one count clock cycle.

							Un	derflov	, v num	ber	-					
FMD[3:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
0x1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	D
0x2	-	-	-	-	-	-	—	D	-	-	١	-	-	-	—	D
0x3	-	-	—	-	-	-	_	D	-	-	١	D	-	-	—	D
0x4	-	-	-	D	-	-	-	D	-	-	-	D	-	-	-	D
0x5	-	-	_	D	-	-	_	D	-	-	-	D	-	D	—	D
0x6	-	-	—	D	-	D	-	D	-	-	-	D	-	D	-	D
0x7	-	-	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x8	-	D	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x9	-	D	_	D	-	D	-	D	-	D	-	D	_	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	1	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	-	D	D	D	-	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
Oxf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Table 14 9 2	Delay Patterns	Snecified h	v FMD[3:0]
Table 14.9.2	Delay Fallerns	s Specilleu n	

D: Indicates the insertion of a delay cycle.



UART Ch.x Clock Control Register (UART CLKx)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
UART Ch.x	0x506c	D7–6	-	reserved	-	_	-	-	0 when being read.
Clock Control	(8 bits)	D5–4	CLKDIV	Clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
Register			[1:0]		0x3	1/8			source is IOSC or
(UART_CLK <i>x</i>)					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	
			[1:0]		0x3	External clock	1		
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	_	-	-	0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	-

D[7:6] Reserved

D[5:4] CLKDIV[1:0]: Clock Division Ratio Select Bits

Selects the division ratio for generating the count clock of the baud rate generator when IOSC or OSC3 is used as the clock source.

Table 14.9.3 1030/0303 Division Ratio Selection			
CLKDIV[1:0]	Division ratio		
0x3	1/8		
0x2	1/4		
0x1	1/2		
0x0	1/1		

Table 14.9.3 IOSC/OSC3 Division Ratio Selection

(Default: 0x0)

D[3:2] CLKSRC[1:0]: Clock Source Select Bits

Selects the count clock source for the baud rate generator.

Table	1494	Clock Source Selection
Table	14.0.4	

CLKSRC[1:0]	Clock source
0x3	External clock (EXCLx)
0x2	OSC3
0x1	OSC1
0x0	IOSC

(Default: 0x0)

D1 Reserved

D0 CLKEN: Count Clock Enable Bit

Enables or disables the count clock supply to the counter of the baud rate generator.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the counter.

15 SPI

15.1 SPI Module Overview

The S1C17711 includes a synchronized serial interface module (SPI). The following shows the main features of the SPI:

- Number of channels: 1 channel
- Supports both master and slave modes.
- Data length: 8 bits fixed
- Supports both MSB first and LSB first modes.
- Contains one-byte receive data buffer and one-byte transmit data buffer.
- Supports full-duplex communications.
- Data transfer timing (clock phase and polarity variations) is selectable from among 4 types.
- Can generate receive buffer full and transmit buffer empty interrupts. (The transmit buffer empty interrupt can be used only in master mode.)

Figure 15.1.1 shows the SPI module configuration.



Figure 15.1.1 SPI Module Configuration

Note: The letter '*x*' in register and pin names refers to a channel number (0). Example: SPI_CTL*x* register Ch.0: SPI_CTL0 register

15.2 SPI Input/Output Pins

Table 15.2.1 lists the SPI pins.

Pin name	I/O	Qty	Function
SDI0 (Ch.0)	I	1	SPI data input pin Inputs serial data from SPI bus.
SDO0 (Ch.0)	0	1	SPI data output pin Outputs serial data to SPI bus.
SPICLK0 (Ch.0)	I/O	1	SPI external clock input/output pin Outputs SPI clock when SPI is in master mode. Inputs external clock when SPI is used in slave mode.
#SPISS0 (Ch.0)	I	1	SPI slave select signal (active Low) input pin SPI (Slave mode) is selected as a slave device by Low input to this pin.

Table 15 0 1 List of CDL Dise

S1C17711 TECHNICAL MANUAL

The SPI input/output pins (SDI*x*, SDO*x*, SPICLK*x*, #SPISS*x*) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as SPI input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

15.3 SPI Clock

The master mode SPI uses the 16-bit timer (T16) Ch.2 output clock or a PCLK/4 clock to generate the SPI clock. This clock is output from the SPICLKx pin to the slave device while also driving the shift register.

Use MCLK/SPI_CTLx register to select whether the T16 Ch.2 output clock or PCLK/4 clock is used.

Setting MCLK to 1 selects the T16 Ch.2 output clock; setting to 0 selects the PCLK/4 clock.

Using the T16 Ch.2 output clock enables programmable transfer rates. For more information on T16 control, see the "16-bit Timers (T16)" chapter.



In slave mode, the SPI clock is input via the SPICLKx pin.

15.4 Data Transfer Condition Settings

The SPI module can be set to master or slave modes. The SPI clock polarity/phase and bit direction (MSB first/LSB first) can also be set via the SPI_CTL*x* register. The data length is fixed at 8 bits.

Note: Make sure the SPI module is halted (SPEN/SPI_CTL*x* register = 0) before master/slave mode selection and clock condition settings.

Master/slave mode selection

MSSL/SPI_CTLx register is used to set the SPI module to master mode or slave mode. Setting MSSL to 1 sets master mode; setting it to 0 (default) sets slave mode. In master mode, data is transferred using the internal clock. In slave mode, data is transferred by inputting the master device clock.

SPI clock polarity and phase settings

The SPI clock polarity is selected by CPOL/SPI_CTLx register. Setting CPOL to 1 treats the SPI clock as active Low; setting it to 0 (default) treats it as active High.

The SPI clock phase is selected by CPHA/SPI_CTLx register.

As shown below, these control bits set transfer timing.



Figure 15.4.1 Clock and Data Transfer Timing

MSB first/LSB first settings

Use MLSB/SPI_CTL*x* register to select whether the data MSB or LSB is input/output first. MSB first is selected when MLSB is 0 (default); LSB first is selected when MLSB is 1.

15.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Select the SPI clock source. (See Section 15.3.)
- (2) Select master mode or slave mode. (See Section 15.4.)
- (3) Set clock conditions. (See Section 15.4.)
- (4) Set the interrupt conditions to use SPI interrupts. (See Section 15.6.)

Note: Make sure the SPI is halted (SPEN/SPI_CTLx register = 0) before setting the above conditions.

Enabling data transfers

Set SPEN/SPI_CTLx register to 1 to enable SPI operations. This enables SPI transfers and clock input/output.

Note: Do not set SPEN to 0 when the SPI module is transferring data.

Data transmission control

To start data transmission, write the transmit data to SPTDB[7:0]/SPI_TXDx register.

The data is written to the transmit data buffer, and the SPI module starts sending data. The buffer data is sent to the transmit shift register. In master mode, the module starts clock output from the SPICLKx pin. In slave mode, the module awaits clock input from the SPICLKx pin. The data in the shift register is shifted in sequence at the clock rising or falling edge, as determined by CPHA/SPI_CTLx register and CPOL/SPI_CTLx register (see Figure 15.4.1) and sent from the SDOx pin.

The SPI module includes two status flags for transfer control: SPTBE/SPI_STx register and SPBSY/SPI_STx register.

The SPTBE flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the SPI_TXD*x* register (transmit data buffer) and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 15.6). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by inspecting the SPTBE flag. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the SPTBE flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

In master mode, the SPBSY flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the SPI module is operating or at standby.

In slave mode, SPBSY flag indicates the SPI slave selection signal (#SPISSx pin) status. The flag is set to 1 when the SPI module is selected as a slave module and is set to 0 when the module is not selected.

Note: When the SPI module is used in master mode with CPHA set to 0, the clock may change a minimum of one system clock (PCLK) cycle time from change of the first transmit data bit.



The half SPICLK*x* cycle will be secured from change of data to change of the clock for the second and following transmit data bits and the second and following bytes during continuous transfer.

Data reception control

In master mode, write dummy data to SPTDB[7:0]/SPI_TXD*x* register. Writing to the SPI_TXD*x* register creates the trigger for reception as well as transmission start. Writing actual transmit data enables simultaneous transmission and reception.

This starts the SPI clock output from the SPICLKx pin.

In slave mode, the module waits until the clock is input from the SPICLK*x* pin. There is no need to write to the SPI_TXD*x* register if no transmission is required. The receiving operation is started by the clock input from the master device. If data is transmitted simultaneously, write transmit data to the SPI_TXD*x* register before the clock is input.

The data is received in sequence in the shift register at the rising or falling edge of the clock determined by CPHA/SPI_CTL*x* register and CPOL/SPI_CTL*x* register. (See Figure 15.4.1.) The received data is loaded into the receive data buffer once the 8 bits of data are received in the shift register.

The received data in the buffer can be read from SPRDB[7:0]/SPI_RXDx register.

The SPI module includes SPRBF/SPI_STx register for reception control.

The SPRBF flag indicates the receive data buffer status. This flag is set to 1 when the data received in the shift register is loaded into the receive data buffer, indicating that the received data can be read out. It reverts to 0 when the buffer data is read out from the SPI_RXD*x* register. An interrupt can be generated as soon as the flag is set to 1 (see Section 15.6). The received data should be read out either by using this interrupt or by inspecting the SPRBF flag to confirm that the receive data buffer contains valid received data. The receive data buffer is 1 byte in size, but a shift register is also provided, enabling received data to be retained in the buffer even while the subsequent data is being received. Note that the receive data buffer should be read out before receiving the subsequent data is complete. If receiving the subsequent data is complete before the receive data buffer contents are read out, the newly received data will overwrite the previous received data in the buffer.

In master mode, the SPBSY flag indicating the shift register status can be used in the same way while transferring data.



Figure 15.5.2 Data Transmission/Receiving Timing Chart (MSB first)

Disabling data transfers

After a data transfer is completed (both transmission and reception), write 0 to SPEN to disable data transfers. Confirm that the SPTBE flag is 1 and the SPBSY flag is 0 before disabling data transfer.

The data being transferred cannot be guaranteed if SPEN is set to 0 while data is being sent or received.
Each channel of the SPI module includes a function for generating the following two different types of interrupts.

- Transmit buffer empty interrupt
- · Receive buffer full interrupt

The SPI channel outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

Transmit buffer empty interrupt

To use this interrupt, set SPTIE/SPI CTLx register to 1. If SPTIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the SPI module sets SPTBE/SPI STx register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (SPTIE = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPTBE flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a transmit buffer empty. If SPTBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

The transmit buffer empty interrupt cannot be used in slave mode.

Receive buffer full interrupt

To use this interrupt, set SPRIE/SPI_CTLx register to 1. If SPRIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When data received in the shift register is loaded into the receive data buffer, the SPI module sets SPRBF/SPI_ STx register to 1, indicating that the receive data buffer contains readable received data. If receive buffer full interrupts are enabled (SPRIE = 1), an interrupt request is output to the ITC at the same time.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPRBF flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a receive buffer full. If SPRBF is 1, the received data can be read from the receive data buffer by the interrupt handler routine.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

15.7 Control Register Details

		rtogiotoro
	Register name	Function
SPI_ST0	SPI Ch.0 Status Register	Indicates transfer and buffer statuses.
SPI_TXD0	SPI Ch.0 Transmit Data Register	Transmit data

Table 15.7.1 List of SPI Registers

Receive data

Sets the SPI mode and enables data transfer.

The SPI registers are described in detail below. These are 16-bit registers.

SPI Ch.0 Receive Data Register

SPI Ch.0 Control Register

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

SPI Ch.x Status Register (SPI_STx)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI Ch.x Status	0x4320	D15–3	-	reserved		-	-		-	-	0 when being read.
Register	(16 bits)	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_STx)				ss signal low flag (slave)	1	ss = L	0	ss = H			
		D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	

D[15:3] Reserved

Address 0x4320

0x4322

0x4324

0x4326

SPI_RXD0

SPI_CTL0

15 SPI

D2 SPBSY: Transfer Busy Flag Bit (Master Mode)/ss Signal Low Flag Bit (Slave Mode)

Master mode

Indicates the SPI transfer status.

1 (R): Operating

0 (R): Standby (default)

SPBSY is set to 1 when the SPI starts data transfer in master mode and is maintained at 1 while transfer is underway. It is cleared to 0 once the transfer is complete.

Slave mode

Indicates the slave selection (#SPISS*x*) signal status.

- 1 (R): Low level (this SPI is selected)
- 0 (R): High level (this SPI is not selected) (default)

SPBSY is set to 1 when the master device asserts the #SPISSx signal to select this SPI module (slave device). It is returned to 0 when the master device clears the SPI module selection by negating the #SPISSx signal.

D1 SPRBF: Receive Data Buffer Full Flag Bit

Indicates the receive data buffer status.

- 1 (R): Data full
- 0 (R): No data (default)

SPRBF is set to 1 when data received in the shift register is sent to the receive data buffer (when receiving is completed), indicating that the data can be read. It reverts to 0 once the buffer data is read from the SPI_RXDx register.

D0 SPTBE: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Empty (default)
- 0 (R): Data exists

SPTBE is set to 0 when transmit data is written to the SPI_TXD*x* register (transmit data buffer), and is set to 1 when the data is transferred to the shift register (when transmission starts). Transmission data must be written to the SPI_TXD*x* register when this bit is 1.

SPI Ch.*x* Transmit Data Register (SPI_TXD*x*)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI Ch.x	0x4322	D15-8	-	reserved	_	-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SPTDB[7:0]	SPI transmit data buffer	0x0 to 0xff	0x0	R/W	
Register				SPTDB7 = MSB				
(SPI_TXD <i>x</i>)				SPTDB0 = LSB				

D[15:8] Reserved

D[7:0] SPTDB[7:0]: SPI Transmit Data Buffer Bits

Sets transmit data to be written to the transmit data buffer. (Default: 0x0)

In master mode, transmission is started by writing data to this register. In slave mode, the contents of this register are sent to the shift register and transmission begins when the clock is input from the master.

SPTBE/SPI_STx register is set to 1 (empty) as soon as data written to this register has been transferred to the shift register. A transmit buffer empty interrupt is generated at the same time. The subsequent transmit data can then be written, even while data is being transmitted.

Serial converted data is output from the SDOx pin, with the bit set to 1 as High level and the bit set to 0 as Low level.

Note: Make sure that SPEN is set to 1 before writing data to the SPI_TXD*x* register to start data transmission/reception.

SPI Ch.x Receive Data Register (SPI_RXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI Ch.x	0x4324	D15-8	-	reserved	_	-	-	0 when being read.
Receive Data	(16 bits)	D7–0	SPRDB[7:0]	SPI receive data buffer	0x0 to 0xff	0x0	R	
Register				SPRDB7 = MSB				
(SPI_RXD <i>x</i>)				SPRDB0 = LSB				

D[15:8] Reserved

D[7:0] SPRDB[7:0]: SPI Receive Data Buffer Bits

Contains the received data. (Default: 0x0)

SPRBF/SPI_ST*x* register is set to 1 (data full) as soon as data is received and the shift register data has been transferred to the receive data buffer. A receive buffer full interrupt is generated at the same time. Data can then be read until subsequent data is received. If receiving the subsequent data is completed before the register has been read out, the new received data overwrites the contents.

Serial data input from the SDLx pin is converted to parallel, with the High level bit set to 1 and the Low level bit set to 0. The data is then loaded into this register.

This register is read-only.

SPI Ch.x Control Register (SPI_CTLx)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
SPI Ch.x Con-	0x4326	D15-10	-	reserved			_		-	-	0 when being read.
trol Register	(16 bits)	D9	MCLK	SPI clock source select	1	T16 Ch.2	0	PCLK/4	0	R/W	
(SPI_CTLx)		D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
		D7–6	-	reserved		-	_		-	-	0 when being read.
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	СРНА	Clock phase select	1	Data out	0	Data in	0	R/W	These bits must be
		D2	CPOL	Clock polarity select	1	Active L	0	Active H	0		set before setting
		D1	MSSL	Master/slave mode select	1	Master	0	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

Note: Do not access to the SPI_CTL*x* register while SPBSY/SPI_ST*x* register is set to 1 or SPRBF/ SPI_ST*x* register is set to 1 (while data is being transmitted/received).

D[15:10] Reserved

D9 MCLK: SPI Clock Source Select Bit

Selects the SPI clock source. 1 (R/W): 16-bit timer Ch.2 0 (R/W): PCLK/4 (default)

D8 MLSB: LSB/MSB First Mode Select Bit

Selects whether data is transferred with MSB first or LSB first. 1 (R/W): LSB first 0 (R/W): MSB first (default)

D[7:6] Reserved

D5 SPRIE: Receive Data Buffer Full Interrupt Enable Bit

Enables or disables SPI receive data buffer full interrupts. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting SPRIE to 1 enables the output of SPI interrupt requests to the ITC due to a receive data buffer full. These interrupt requests are generated when the data received in the shift register is transferred to the receive data buffer (when reception is completed).

SPI interrupts are not generated by receive data buffer full if SPRIE is set to 0.

D4 SPTIE: Transmit Data Buffer Empty Interrupt Enable Bit

Enables or disables SPI transmit data buffer empty interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting SPTIE to 1 enables the output of SPI interrupt requests to the ITC due to a transmit data buffer empty. These interrupt requests are generated when the data written to the transmit data buffer is transferred to the shift register (when transmission starts).

SPI interrupts are not generated by transmit data buffer empty if SPTIE is set to 0.

D3 CPHA: Clock Phase Select Bit

Selects the SPI clock phase. (Default: 0) Set the data transfer timing together with CPOL. (See Figure 15.7.1.)

D2 CPOL: Clock Polarity Select Bit

Selects the SPI clock polarity.

1 (R/W): Active Low

0 (R/W): Active High (default)

Set the data transfer timing together with CPHA. (See Figure 15.7.1.)



Figure 15.7.1 Clock and Data Transfer Timing

D1 MSSL: Master/Slave Mode Select Bit

Sets the SPI module to master or slave mode.

1 (R/W): Master mode

0 (R/W): Slave mode (default)

Setting MSSL to 1 selects master mode; setting it to 0 selects slave mode. Master mode performs data transfer with the internal clock. In slave mode, data is transferred by inputting the clock from the master device.

D0 SPEN: SPI Enable Bit

Enables or disables SPI module operation.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting SPEN to 1 starts the SPI module operation, enabling data transfer. Setting SPEN to 0 stops the SPI module operation.

Note: The SPEN bit should be set to 0 before setting the CPHA, CPOL, and MSSL bits.

16 I²C Master (I2CM)

16.1 I2CM Module Overview

The S1C17711 includes an I²C master (I2CM) module that supports two-wire communications. The I2CM module operates as an I²C bus master device and can communicate with I²C-compliant slave devices. The following shows the main features of I2CM:

- Operates as an I²C bus master device (as single master only).
- Supports standard (100 kbps) and fast (400 kbps) modes.
- Supports 8-bit data length only (MSB first).
- 7-bit addressing mode (10-bit addressing is possible by software control.)
- Includes one-byte receive data buffer and one-byte transmit data buffer.
- Can generate start, repeated start, and stop conditions.
- Supports half-duplex communications.
- Supports clock stretch function.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty and receive buffer full interrupts.

Figure 16.1.1 shows the I2CM configuration.



Figure 16.1.1 I2CM Module Configuration

16.2 I2CM Input/Output Pins

Table 16.2.1 lists the I2CM pins.

Table 16.2.1 List of I2CM Pins

Pin name	I/O	Qty	Function
SDA0	I/O	1	I2CM data input/output pin (see Note below)
			Inputs serial data from the I ² C bus. Also outputs serial data to the I ² C bus.
SCL0	I/O	1	I2CM clock input/output pin (see Note below)
			Inputs SCL line status. Also outputs a serial clock.

The I2CM input/output pins (SDA0, SCL0) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CM input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

16 I²C MASTER (I2CM)

Note: The pins go to high impedance status when the port function is switched.

The SCL0 and SDA0 pins do not output a high level, so these lines should be pulled up to VDD with an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the VDD level.



Figure 16.2.1 I²C Connection Example

16.3 Synchronization Clock

The I2CM module uses the internal clock (I2CM clock) output by the 16-bit timer (T16) Ch.3 as the synchronization clock. This clock is output from the SCL0 pin to the slave device while also driving the shift register. The clock should be programmed to output a signal matching the transfer rate from T16 Ch.3. For more information on T16 control, see the "16-bit Timers (T16)" chapter.

When the I2CM module is used to communicate with a slave device that performs clock stretching, the maximum transfer rate is limited to 50 kbps in standard mode or 200 kbps in fast mode.

The I2CM module does not function as a slave device. The SCL0 input pin is used to check the I²C bus SCL signal status. It is not used for synchronization clock input.

16.4 Settings Before Data Transfer

The I2CM module includes an optional noise filter function that can be selected via the application program.

Noise filter function

The I2CM module includes a function for filtering noise from the SDA0 and SCL0 pin input signals. This function is enabled by setting NSERM/I2CM_CTL register to 1. Note that using this function requires setting the I2CM clock (T16 Ch.3 output clock) frequency to 1/6 or less of PCLK.

16.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure T16 Ch.3 to output the I2CM clock. (See the T16 module chapter.)
- (2) Select the option function. (See Section 16.4.)
- (3) Set the interrupt conditions to use I2CM interrupts. (See Section 16.6.)
- **Note**: Make sure the I2CM module is halted (I2CMEN/I2CM_EN register = 0) before changing the above settings.

Enabling data transfers

Set I2CMEN/I2CM_EN register to 1 to enable I2CM operations. This enables I2CM transfers and clock input/ output.

Note: Do not set I2CMEN to 0 when the I2CM module is transferring data.

Starting Data transfer

To start data transfers, the I²C master (this module) must generate a start condition. The slave address is then sent to establish communications.

(1) Generating start condition

The start condition applies when the SCL line is maintained at High and the SDA line is pulled down to Low.



The start condition is generated by setting STRT/I2CM_CTL register to 1. STRT is automatically reset to 0 once the start condition is generated. The I²C bus is busy from this point on.

(2) Slave address transmission

Once the start condition has been generated, the I²C master (this module) sends a bit indicating the slave address and transfer direction for communications. I²C slave addresses are either 7-bit or 10-bit. This module uses an 8-bit transfer data register to send the slave address and transfer direction bit, enabling single transfers in 7-bit address mode. In 10-bit mode, data is sent twice or three times under software control. Figure 16.5.2 shows the configuration of the address data.



Figure 16.5.2 Transmit Data Specifying Slave Address and Transfer Direction

The transfer direction bit indicates the data transfer direction after the slave address has been sent. This is set to 0 when sending data from the master to the slave and to 1 when receiving data from the slave. To send a slave address, set the address with the transfer direction bit to RTDT[7:0]/I2CM_DAT register. At the same time, set TXE/I2CM_DAT register transmitting the address to 1.

After the slave address has been output, data can be sent and received as many times as required. Data must be sent or received according to the transfer direction set together with the slave address.

Data transmission control

The procedure for transmitting data is described below. Data transmission is performed by the same procedure as for slave address transmission.

To send byte data, set the transmit data to RTDT[7:0] and set TXE to 1 to transmit 1 byte.

When TXE is set to 1, the I2CM module begins data transmission in sync with the clock. If the previous data is currently being transmitted, data transmission starts after this has been completed. The I2CM module first transfers the data written to the shift register, then starts outputting the clock from the SCL0 pin. TXE is reset to 0 at this point and a cause of interrupt occurs, enabling the subsequent transmission data and TXE to be set.

The data bits in the shift register are shifted in sequence at the clock falling edge and output via the SDA0 pin with the MSB leading. The I2CM module outputs 9 clocks with each data transmission. In the 9th clock cycle, the I2CM module sets the SDA line into high impedance to receive an ACK or NAK sent from the slave device. The slave device returns ACK (0) to the master if the data is received. If the data is not received, the SDA line is not pulled down, which the I2CM module interprets to mean a NAK (1) (transmission failed).



The I2CM module includes two status bits for transmission control: TBUSY/I2CM_CTL register and RTACK/ I2CM_DAT register.

The TBUSY flag indicates the data transmission status. This flag becomes 1 when transmission starts (including slave address transmission) and reverts to 0 once data transmission ends. Inspect the flag to check whether the I2CM module is currently transmitting or at standby.

The RTACK bit indicates whether or not the slave device returned an ACK for the previous transmission. RT-ACK is 0 if an ACK was returned and 1 if ACK was not returned.

Data reception control

The procedure for receiving data is described below. When receiving data, the slave address must be sent with the transfer direction bit set to 1.

To receive data, set RXE/I2CM_DAT register to 1 for receiving 1 byte. When TXE/I2CM_DAT register is set to 1 for sending the slave address, RXE can also be set to 1 at the same time. If both TXE and RXE are set to 1, TXE takes priority.

When RXE is set to 1, allowing receiving to start, the I2CM module starts outputting the clock from the SCL0 pin with the SDA line at high impedance. The data is shifted into the shift register from the MSB first in sync with the clock.

RXE is reset to 0 when D7 is loaded.

The received data is loaded to RTDT[7:0] once the 8-bit data has been received in the shift register.

The I2CM module includes two status bits for receive control: RBRDY/I2CM_DAT register and RBUSY/ I2CM_CTL register.

The RBRDY flag indicates the received data status. This flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the received data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

The RBUSY flag indicates the receiving operation status. This flag is 1 when receiving starts and reverts to 0 when the data is received. Inspect the flag to determine whether the I2CM module is currently receiving or in standby.

The I2CM module outputs 9 clocks with each data reception. In the 9th clock cycle, an ACK or NAK is sent to the slave via the SDA0 pin. The bit state sent can be set in RTACK/I2CM_DAT register. To send ACK, set RT-ACK to 0. To send NAK, set RTACK to 1.

End of data transfers (Generating stop condition)

To end data transfers after all data has been transferred, the I²C master (this module) must generate a stop condition. The stop condition applies when the SCL line is maintained at High and the SDA line is pulled up from Low to High.



Figure 16.5.4 Stop Condition

The stop condition is generated by setting STP/I2CM_CTL register to 1.

When STP is set to 1, the I2CM module pulls up the I²C bus SDA line from Low to High with the SCL line maintained at High to generate a stop condition. The I²C bus subsequently switches to free state.

Before STP can be set to 1, confirm that TBUSY or RBUSY is reset to 0 from 1 (this indicates that the I2CM module has finished data transmit/receive operation) and then make the wait time longer than 1/4 of the I²C clock cycle set. When generating a stop condition to the slave device with a clock stretch function, STP must be set to 1 after data transfer (including ACK/NAK transfer) has finished and the time for the slave device to finish clock stretching has elapsed. STP is reset to 0 when the stop condition is generated.

Continuing data transfer (Generating Repeated start condition)

To make it possible to continue with a different data transfer after data transfer completion, the I²C master (this module) can generate a repeated start condition.



Figure 16.5.5 Repeated Start Condition

The repeated start condition is generated by setting STRT/I2CM_CTL register to 1 when the I²C bus is busy. STRT is automatically reset to 0 once the repeated start condition is generated. Slave address transmission is subsequently possible with the I²C bus remaining in the busy state.

Disabling data transfer

After the stop condition has been generated, write 0 to I2CMEN to disable data transfers. To determine whether the stop condition has been generated, check to see if STP is automatically cleared to 0 after it is set to 1 by polling.

When I2CMEN is set to 0 while the I²C bus is in busy status, the SCL0 and SDA0 output levels and transfer data at that point cannot be guaranteed.

Timing chart



16 I²C MASTER (I2CM)



16.6 I2CM Interrupts

The I2CM module includes a function for generating the following two different types of interrupts.

• Transmit buffer empty interrupt

• Receive buffer full interrupt

The I2CM module outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC).

Transmit buffer empty interrupt

To use this interrupt, set TINTE/I2CM_ICTL register to 1. If TINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If transmit buffer empty interrupts are enabled (TINTE = 1), an interrupt request is output to the ITC as soon as the transmit data set in RTDT[7:0]/I2CM_DAT register is transferred to the shift register.

The transmit buffer empty interrupt will only occur during data transmission.

To clear the cause of transmit buffer empty interrupt

The cause of transmit buffer empty interrupt can be cleared by writing data to RTDT[7:0]/I2CM_DAT register. If TXE/I2CM_DAT register is set to 0 at the same time, I2CM only clear the cause of interrupt without sending the data written.

Receive buffer full interrupt

To use this interrupt, set RINTE/I2CM_ICTL register to 1. If RINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If receive buffer full interrupts are enabled (RINTE = 1), an interrupt request is output to the ITC as soon as the data received in the shift register is loaded to RTDT[7:0].

The receive buffer full interrupt will only occur during data reception.

To clear the cause of receive buffer full interrupt

The cause of receive buffer full interrupt can be cleared by reading data from RTDT[7:0]/I2CM_DAT register.

Note: After an I2CM interrupt occurs, determine whether a transmit buffer empty interrupt or a receive buffer full interrupt has occurred according to the I²C master transmit/receive processing being executed at that time. Note that it cannot be checked using a register.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

16.7 Control Register Details

Table 16.7.1	List of I2CM Registers
--------------	------------------------

Address		Register name	Function
0x4340	I2CM_EN	I ² C Master Enable Register	Enables the I ² C master module.
0x4342	I2CM_CTL	I ² C Master Control Register	Controls the I ² C master operation and indicates transfer status.
0x4344	I2CM_DAT	I ² C Master Data Register	Transmit/receive data
0x4346	I2CM_ICTL	I ² C Master Interrupt Control Register	Controls the I ² C master interrupt.

The I2CM module registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

I²C Master Enable Register (I2CM_EN)

Register name	Address	Bit	Name	Function	Setting II		Init.	R/W	Remarks	
I ² C Master En-	0x4340	D15–1	-	reserved	Γ		-	-	-	0 when being read.
able Register	(16 bits)									
(I2CM_EN)		D0	I2CMEN	I ² C master enable	1	Enable	0 Disable	0	R/W	

D[15:1] Reserved

D0 I2CMEN: I²C Master Enable Bit

Enables or disables I2CM module operation. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting I2CMEN to 1 starts the I2CM module operation, enabling data transfer. Setting I2CMEN to 0 stops the I2CM module operation.

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
I ² C Master Con-	0x4342	D15-10	-	reserved		_		-	-	0 when being read.
trol Register	(16 bits)	D9	RBUSY	Receive busy flag	1	Busy	0 Idle	0	R	
(I2CM_CTL)		D8	TBUSY	Transmit busy flag	1	Busy	0 Idle	0	R	
		D7–5	-	reserved		-		-	-	0 when being read.
		D4	NSERM	Noise remove on/off	1	On	0 Off	0	R/W	
		D3–2	-	reserved		_		-	-	0 when being read.
		D1	STP	Stop control	1	Stop	0 Ignored	0	R/W	
		D0	STRT	Start control	1	Start	0 Ignored	0	R/W	

I²C Master Control Register (I2CM_CTL)

D[15:10] Reserved

D9 RBUSY: Receive Busy Flag Bit

Indicates the I2CM receiving status.

1 (R): Operating

0 (R): Standby (default)

RBUSY is set to 1 when the I2CM starts data receiving and is maintained at 1 while receiving is underway. It is cleared to 0 once reception is completed.

D8 TBUSY: Transmit Busy Flag Bit

Indicates the I2CM transmission status.

- 1 (R): Operating
- 0 (R): Standby (default)

TBUSY is set to 1 when the I2CM starts data transmission and is maintained at 1 while transmission is underway. It is cleared to 0 once transmission is completed.

D[7:5] Reserved

D4 NSERM: Noise Remove On/Off Bit

Turns the noise filter function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CM module includes a function for filtering noise from the SDA0 and SCL0 pin input signals. This function is enabled by setting NSERM to 1. Note that using this function requires setting the I2CM clock (T16 Ch.3 output clock) frequency to 1/6 or less of PCLK.

D[3:2] Reserved

D1 STP: Stop Control Bit

Generates the stop condition.

1 (R/W): Stop condition generated

0 (R/W): Ineffective (default)

By setting STP to 1, the I2CM module generates the stop condition by pulling up the I²C bus SDA line from Low to High with the SCL line maintaining at High. The I²C bus subsequently becomes free. Note that the stop condition will be generated only if STP is 1 and TXE/I2CM_DAT register, RXE/I2CM_DAT register, RXE/I2CM_DAT register, and STRT are set to 0 when data transfer is completed (including ACK transfer). STP is automatically reset to 0 if the stop condition is generated.

D0 STRT: Start Control Bit

Generates the start condition.

1 (R/W): Start condition generated

0 (R/W): Ineffective (default)

By setting STRT to 1, the I2CM module generates the start condition by pulling down the I²C bus SDA line to Low with SCL line maintaining at High.

The repeated start condition can be generated by setting STRT to 1 when the I²C bus is busy.

STRT is automatically reset to 0 once the start condition or repeated start condition is generated. The I²C bus subsequently becomes busy.

I²C Master Data Register (I2CM_DAT)

Register name	Address	Bit	Name	Function		Set	ting	J	Init.	R/W	Remarks
I ² C Master Data	0x4344	D15-12	-	reserved	-		-	-	0 when being read.		
Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	TXE	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data		0x0 te	o 0	xff	0x0	R/W	
				RTDT7 = MSB							
				RTDT0 = LSB							

D[15:12] Reserved

D11 RBRDY: Receive Buffer Ready Flag Bit

Indicates the receive buffer status.

- 1 (R): Receive data exists
- 0 (R): No receive data (default)

The RBRDY flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the receive data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

D10 RXE: Receive Execution Bit

Receives 1 byte of data. 1 (R/W): Data reception start

0 (R/W): Ineffective (default)

Setting RXE to 1 and TXE to 0 starts receiving for 1 byte of data. RXE can be set to 1 for subsequent reception, even if the slave address is being sent or data is being received. RXE is reset to 0 as soon as D7 is loaded to the shift register.

D9 TXE: Transmit Execution Bit

Transmits 1 byte of data.

1 (R/W): Data transmission start 0 (R/W): Ineffective (default)

Transmission is started by setting the transmit data to RTDT[7:0] and writing 1 to TXE. TXE can be set to 1 for subsequent transmission, even if the slave address or data is being sent. TXE is reset to 0 as soon as the data set in RTDT[7:0] is transferred to the shift register.

D8 RTACK: Receive/Transmit ACK Bit

When transmitting data

Indicates the response bit status. 1 (R/W): Error (NAK) 0 (R/W): ACK (default)

RTACK becomes 0 when ACK is returned from the slave after 1 byte of data is sent, indicating that the slave has received the data correctly. If RTACK is 1, the slave device is not operating or the data was not received correctly.

When receiving data

Sets the response bit sent to the slave. 1 (R/W): Error (NAK)

0 (R/W): ACK (default)

To return an ACK after data has been received, RTACK should be set to 0 before the I2CM module sends the response bit. To return a NAK, set RTACK to 1.

D[7:0] RTDT[7:0]: Receive/Transmit Data Bits

When transmitting data

Sets the transmit data. (Default: 0x0)

Data transmission is started by setting TXE to 1. If a slave address or data is currently being transmitted, transmission begins once the previous transmission is completed. Serial converted data is output from the SDA0 pin with MSB leading and bits set to 0 as Low level. A cause of transmit buffer empty interrupt is generated as soon as the data written to this register is transferred to the shift register, after which the subsequent transmission data can be written.

When receiving data

The received data can be read out. (Default: 0x0)

Data reception is started by setting RXE to 1. If a slave address is currently being transmitted or data is currently being received, the new reception starts once the previous data has been transferred. The RBRDY flag is set and a cause of receive buffer full interrupt generated as soon as reception is completed and the shift register data is transferred to this register. Data can then be read until the subsequent data has been received. If the subsequent data is received before this register is read out, the contents are overwritten by the most recent received data. Serial data input from the SDA0 pin with MSB leading is converted to parallel, with the High level bit set to 1 and the Low level bit set to 0, then loaded to this register.

I²C Master Interrupt Control Register (I2CM_ICTL)

				•							
Register name	Address	Bit	Name	Function		Sett	ing	1	Init.	R/W	Remarks
I ² C Master	0x4346	D15–2	-	reserved		_			-	-	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1 E	Enable	0	Disable	0	R/W	
Control Register (I2CM_ICTL)		D0	TINTE	Transmit interrupt enable	1 E	Enable	0	Disable	0	R/W	

D[15:2] Reserved

D1 RINTE: Receive Interrupt Enable Bit

Enables or disables I2CM receive buffer full interrupts.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting RINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a receive data buffer full. These interrupt requests are generated when the data received in the shift register is transferred to RTDT[7:0]/I2CM_DAT register (when reception is completed).

I2CM interrupts are not generated by receive data buffer full if RINTE is set to 0.

D0 TINTE: Transmit Interrupt Enable Bit

Enables or disables I2CM transmit buffer empty interrupts.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting TINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a transmit buffer empty. These interrupt requests are generated when the data written to RTDT[7:0] is transferred to the shift register.

I2CM interrupts are not generated by transmit buffer empty if TINTE is set to 0.

17 I²C Slave (I2CS)

17.1 I2CS Module Overview

The S1C17711 includes an I²C slave (I2CS) module that supports two-wire communications. The I2CS module operates as an I²C bus slave device and can communicate with an I²C-compliant master device. The following shows the main features of I2CS:

- Operates as an I²C bus slave device.
- Supports standard (100 kbps) and fast (400 kbps) modes.
- Supports 8-bit data length only (MSB first).
- Supports 7-bit addressing mode.
- Includes one-byte receive data buffer and one-byte transmit data buffer.
- Can detect start and stop conditions.
- Supports half-duplex communications.
- Supports clock stretch function.
- Supports forced bus release function.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty, receive buffer full, and bus status interrupts.

Figure 17.1.1 shows the I2CS configuration.





17.2 I2CS Input/Output Pins

Table 17.2.1 lists the I2CS pins.

Table 17.2.1	List of I2CS	S Pins
--------------	--------------	--------

Pin name	I/O	Qty	Function
SDA1	I/O	1	I2CS data input/output pin (see Note below)
			Inputs serial data from the I ² C bus. Also outputs serial data to the I ² C bus.
SCL1	I/O	1	I2CS clock input/output pin (see Note below)
			Inputs SCL line status from the I ² C bus. Also outputs a low level to put the I ² C bus
			into clock stretch status.
#BFR	I	1	I ² C bus free request input pin
			A Low pulse input to this pin requests the I2CS to release the I2C bus. When the
			bus free request input has been enabled with software, a Low pulse initializes the
			communication process of the I2CS module and sets the SDA1 and SCL1 pins
			into high impedance.

17 I²C SLAVE (I2CS)

The I2CS input/output pins (SDA1, SCL1, #BFR) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CS input/output pins. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

Note: The pins go to high impedance status when the port function is switched.

The SCL1 and SDA1 pins do not output a high level, so these lines should be pulled up to VDD with an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the VDD level.



Figure 17.2.1 I²C Connection Example

17.3 Operation Clock

The I2CS module operates with the clock output from the external I²C master device by inputting it from the SCL1 pin.

The I2CS module also uses the peripheral module clock (PCLK) for its operations. The PCLK frequency must be set eight-times or higher than the SCL1 input clock frequency during data transfer. In standby status, use of the asynchronous address detection function allows the application to lower the PCLK clock frequency to reduce current consumption. For more information, see "Asynchronous address detection function" in Section 17.4.3.

17.4 Initializing I2CS

17.4.1 Reset

The I2CS module must be reset to initialize the communication process and to set the I²C bus into free status (high impedance). The following shows two methods for resetting the module:

(1) Software reset

The I2CS module can be reset using SOFTRESET/I2CS_CTL register.

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRESET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0. The I2CS module initializes the I²C communication process and put the SDA1 and SCL1 pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

(2) Bus free request with an input from the #BFR pin

The I2CS module can accept bus free requests via the #BFR pin. The bus free request support is disabled by default. To enable this function, set BFREQ_EN/I2CS_CTL register to 1.

When this function is enabled, a low pulse (One peripheral module clock (PCLK) cycle or more pulse width is required. Two PCLK clock cycles or more pulse width is recommended.) input to the #BFR pin sets BFREQ/ I2CS_STAT register to 1. This initializes the I²C communication process and puts the SDA1 and SCL1 pins into high-impedance. The control registers will not be initialized as distinct from the software reset described above.

Note: When BFREQ is set to 1 (an interrupt can be used for checking this status), perform a software reset and set the registers again.

17.4.2 Setting Slave Address

I²C devices have a unique slave address to identify each device.

The I2CS module supports 7-bit address (does not support 10-bit address), and the address of this module must be set to SADRS[6:0]/I2CS_SADRS register.

17.4.3 Optional Functions

The I2CS module has a clock stretch, asynchronous address detection, and noise filter optional functions selectable in the application program.

Clock stretch function

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I²C bus SCL line down to low. The I2CS module supports this clock stretch function.

The master device enters a standby state until the wait request is canceled (the SCL line goes high). The clock stretch function in this module is disabled by default. When using the clock stretch function, set CLKSTR_EN/ I2CS_CTL register to 1 before starting data communication. Note that the data setup time (after the SDA1 pin outputs the MSB of SDATA[7:0]/I2CS_TRNS register until I2CS turns the SCL1 pin pull-down resistor off) while the I2CS module is operating with the clock stretch function enabled varies depending on the I2CS module operating clock (PCLK) frequency.

Asynchronous address detection function

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I²C slave address sent from the master in this status.

The asynchronous address detection function in this module is disabled by default. When using the asynchronous address detection function, set ASDET_EN/I2CS_CTL register to 1.

If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I²C master to request for resending the slave address.

Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I²C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

- **Notes:** When the asynchronous address detection function is enabled, the I²C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.
 - When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.

Noise filter

The I2CS module includes a function to remove noise from the SDA1 and SCL1 input signals. This function is enabled by setting NF_EN/I2CS_CTL register to 1.

17.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Initialize the I2CS module. See Section 17.4.
- (2) Set the interrupt conditions to use I2CS interrupt. See Section 17.6.
- **Note**: Make sure that the I2CS module is disabled (I2CSEN/I2CS_CTL register = 0) before setting the conditions above.

17 I²C SLAVE (I2CS)

Enabling data transfers

First, set I2CSEN/I2CS_CTL register to 1 to enable I2CS operation. This makes the I2CS in ready-to-transmit/ receive status in which a start condition can be detected.

Note: Do not set the I2CSEN bit to 0 while the I2CS module is transmitting/receiving data.

Starting data transfer

To start data transmission/reception, set COM_MODE/I2CS_CTL register to 1 to enable data communications. When the slave address for this module that has been sent from the master is received after a start condition is detected, the I2CS module returns an ACK (SDA1 = low) and starts operating for data reception or data transmission according to the transfer direction bit that has been received with the slave address.

When COM_MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).





When a start condition is detected, BUSY/I2CS_ASTAT register is set to 1 to indicate that the I²C bus is put into busy status. When the slave address of this module is received, SELECTED/I2CS_ASTAT register is set to 1 to indicate that this module has been selected as the I²C slave device. BUSY is maintained at 1 until a stop condition is detected. SELECTED is maintained at 1 until a stop condition or repeated start condition is detected. The value of the transfer direction bit is set to R/W/I2CS_ASTAT register, so use R/W to select the transmit- or receive-handling.

If the slave address of this module is detected when the asynchronous address detection function has been enabled, ASDET/I2CS_STAT register is set to 1. The I2CS module generates a bus status interrupt and returns NAK to the I²C master to request for resending the slave address. Set the PCLK frequency to eight-times or higher than the transfer rate and disable the asynchronous address detection function in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. ASDET can be cleared by writing 1.

Data transmission

The following describes a data transmission procedure.

The I2CS module starts data transmission process when both SELECTED and R/W are set to 1. It sets TXEMP/ I2CS_ASTAT register to 1 to issue a request to the application program to write transmit data. Write transmit data to SDATA[7:0]/I2CS_TRNS register.

When setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I²C clock (SCL1 input clock) after TX-EMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF_CLR is unnecessary.

When the asynchronous address detection function is used, the data written before ASDET_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR/I2CS_CTL register before this module is selected as the slave device. The I2CS_TRNS register is cleared by writing 1 to TBUF_CLR then writing 0 to it.

It is not necessary to clear the I2CS_TRNS register if the first transmit data is written before TXEMP has been set.

When the asynchronous address detection function is used, the data written before ASDET_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

For writing transmit data other than the first time, use an interrupt that can be generated when TXEMP is set to 1. TXEMP is also set to 1 when the transmit data written to SDATA[7:0] is loaded to the sift register during transmission. TXEMP is cleared by writing transmit data to SDATA[7:0].

When the clock stretch function is disabled (default)

When the clock stretch function has been disabled, data must be written to the I2CS_TRNS register within 7 cycles of the I²C clock (SCL1 input clock) from TXEMP being set to 1.

If data has not been written in this period, the current register value (previous transmit data) will be sent. In this case, TXUDF/I2CS_STAT register is set to 1 to indicate that invalid data has been sent. An interrupt can be generated when TXUDF is set to 1, so an error handling should be performed in the interrupt handler routine. TXUDF is cleared by writing 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the SCL1 pin to low to generate a clock stretch (wait) status until transmit data is written to the I2CS_TRNS register.

Transmit data bits are output from the SDA1 pin in sync with the SCL1 input clock sent from the master. The MSB is output first. After the eight bits has been output, the master sends back an ACK or NAK in the ninth clock cycle.



The ACK bit indicates that the master could receive data. It is also a transmit request bit, therefore, the next transmit data must be written in advance. Receiving an ACK generates a clock stretch status when the clock stretch function has been enabled, so data can be written after an ACK is received.

A NAK will be returned from the master if the master could not receive data or when the master terminates data reception. In this case a clock stretch status is not generated even if the clock stretch function has been enabled. Read DA_NAK/I2CS_STAT register to check if an ACK is returned or if a NAK is returned. DA_NAK is set to 0 when an ACK is returned or set to 1 when a NAK is returned. An interrupt can be generated when DA_NAK is set to 1, so an error or termination handling can be performed in the interrupt handler routine. DA_NAK is cleared by writing 1.

The SDA line status during data transmission is input in the module and is compare with the output data. The comparison results are set to DMS/I2CS_STAT register. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. An interrupt can be generated when DMS is set to 1, so an error handling can be performed in the interrupt handler routine. DMS is cleared by writing 1.

- Note: If the I2CS module has sent back a NAK as the response to the address sent by the master when the conditions shown below are all met, the master must wait for 33 μs or more before it can send another slave address (except when the master sends the I2CS slave address again).
 - 1. The transfer rate is set to 320 kbps or higher.
 - 2. The asynchronous address detection function is enabled.
 - 3. The I2CS module is placed into transfer standby state and OSC1 is used as the operating clock (PCLK).

Data reception

The following describes a data receive procedure.

The I2CS module starts data receiving process when SELECTED is set to 1 and R/W is set to 0. The received data bits are input from the SDA1 pin in sync with the SCL1 input clock sent from the master. When the eightbit data (MSB first) is received in the shift register, the received data is loaded to RDATA[7:0]/I2CS_RECV register.

When the received data is loaded to RDATA[7:0], RXRDY/I2CS_ASTAT register is set to 1 to issue a request to the application program to read RDATA[7:0]. An interrupt can be generated when RXRDY is set to 1, so the received data should be read in the interrupt handler routine. RXRDY is cleared by reading the received data.

When the clock stretch function is disabled (default)

When the clock stretch function has been disabled, data must be read from the I2CS_RECV register within 7 cycles of the I²C clock (SCL1 input clock) from RXRDY being set to 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the SCL1 pin to low to generate a clock stretch (wait) status until the received data is read from the I2CS_RECV register.

If the next data has been received without reading the received data, RDATA[7:0] will be overwritten. In this case, RXOVF/I2CS_STAT register is set to 1 to indicate that the received data has been overwritten. An interrupt can be generated when RXOVF is set to 1, so an error handling should be performed in the interrupt handler routine. RXOVF is cleared by writing 1.

To return NAK during data reception

During data reception (master transmission), the I2CS module sends back an ACK (SDA1 = low) every time an 8-bit data has been received (by default setting). The response code can be changed to NAK (SDA1 = Hi-Z) by setting NAK_ANS/I2CS_CTL register. An ACK will be sent when NAK_ANS is 0 or a NAK will be sent when NAK_ANS is set to 1.

NAK_ANS should be set within 7 cycles of the I²C clock (SCL1 input clock) after RXRDY has been set to 1 by receiving data just prior to one required for returning NAK.



Figure 17.5.3 NAK_ANS Setting and NAK Response Timing

End of data transfer (detecting stop condition)

Data transfers will be terminated when the master generates a stop condition. The stop condition is a state in which the SDA line is pulled up from Low to High with the SCL line maintained at High.



If a stop condition is detected while the I2CS module is selected as the slave device (SELECTED = 1), the I2CS module sets DA_STOP/I2CS_STAT register to 1. At the same time, it sets the SDA1 and SCL1 pins into high-impedance and initializes the I²C communication process to enter standby state that is ready to detect the next start condition. Also SELECTED and BUSY are reset to 0.

An interrupt can be generated when DA_STOP is set to 1, so a communication terminating process should be performed in the interrupt handler routine. DA_STOP is cleared by writing 1.

Disabling data transfer

After data transfer has finished, write 0 to the COM_MODE/I2CS_CTL register to disable data transfer. Always make sure that BUSY and SELECTED are 0 before disabling data transfer. To deactivate the I2CS module, set I2CSEN/I2CS_CTL register to 0.

Timing charts







	Data transmission Clock	stretch Data transmission	Stop condition
PCLK	າທາທົ່າທາການການການການການການການການການການການການການ		
SCL1 (input)			
SCL1 (output)			
SDA1 (input)	ACK		
SDA1 (output)	(D0'D0'	D7) D6) D5) D4) D3) D2) D1))
R/W			
BUSY			
SELECTED			
TXEMP			
TXUDF			
DA_NAK			
DA_STOP			
Transmit data shift register	shift (valid (shift (shift) shift (shift) shift (shift)	shift
SDATA[7:0]		D[7:0]	
Interrupt		Transmit interrupt	
	Transn	data is set.	↑ † Bus status interrupt

Figure 17.5.6 I2CS Timing Chart 2 (data transmission → stop condition)



Figure 17.5.8 I2CS Timing Chart 4 (data reception \rightarrow stop condition)

17.6 I2CS Interrupts

The I2CS module includes a function for generating the following three different types of interrupts.

- Transmit interrupt
- Receive interrupt
- Bus status interrupt

The I2CS module outputs one interrupt signal shared by the three above interrupt causes to the interrupt controller (ITC).

Transmit interrupt

When a read request (R/W bit = 1) issued by the I²C master is received and if transmit data has not be written to SDATA[7:0]/I2CS_TRANS register, an interrupt signal is output to the ITC. This interrupt can be used to write transmit data to SDATA[7:0]. Writing transmit data to SDATA[7:0] clears the interrupt signal. After that, an interrupt signal is also output to the ITC when transmit data written to SDATA[7:0] is sent to the transmit shift register (TXEMP/I2CS_ASTAT register = 1) during transmission. Set TXEMP_IEN/I2CS_ICTL register to 1 when using this interrupt. If TXEMP_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

This interrupt will not occur after a stop condition that terminates transmission is generated even if SDATA[7:0] is empty, as TXEMP will not be set to 1.

Receive interrupt

When the received data is loaded to RDATA[7:0]/I2CS_RECV register, RXRDY/I2CS_ASTAT register is set to 1 and an interrupt signal is output to the ITC. This interrupt can be used to read the received data from RDATA[7:0]. Set RXRDY_IEN/I2CS_ICTL register to 1 when using this interrupt. If RXRDY_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

Bus status interrupt

The I2CS module provides the status bits listed below to represent the transmit/receive and I²C bus statuses (see Section 17.5 for details of each function).

- 1. ASDET/I2CS_STAT register: This bit is set to 1 when the slave address is detected by the asynchronous address detection function.
- 2. TXUDF/I2CS_STAT register: This bit is set to 1 when a transmit operation has started before transmit data is written. (When the clock stretch function is disabled)
- 3. DA_NAK/I2CS_STAT register: This bit is set to 1 when a NAK is returned from the master during transmission.
- DMS/I2CS_STAT register: This bit is set to 1 when the SDA line status is different from transfer data. DMS will also be set to 1 when another slave device issues ACK to this I²C slave address (when ASDET_EN/I2CS_CTL register = 0).
 - Note: When the master device of the I²C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode (ASDET_EN = 1), a DMS does not occur as in the condition above.

- 5. RXOVF/I2CS_STAT register: This bit is set to 1 when the next data has been received before the received data is read (the received data is overwritten). (When the clock stretch function is disabled)
- 6. BFREQ/I2CS_STAT register: This bit is set to 1 when a bus free request is accepted.
- 7. DA_STOP/I2CS_STAT register: This bit is set to 1 if a stop condition or a repeated start condition is detected while this module is selected as the slave device.

When one of the bits listed above is set to 1, BSTAT/I2CS_STAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to perform an error or terminate handling.

Set BSTAT_IEN/I2CS_ICTL register to 1 when using this interrupt. If BSTAT_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

17.7 Control Register Details

Address		Register name	Function
0x4360	I2CS_TRNS	I ² C Slave Transmit Data Register	I ² C slave transmit data
0x4362	I2CS_RECV	I ² C Slave Receive Data Register	I ² C slave receive data
0x4364	I2CS_SADRS	I ² C Slave Address Setup Register	Sets the I ² C slave address.
0x4366	I2CS_CTL	I ² C Slave Control Register	Controls the I ² C slave module.
0x4368	I2CS_STAT	I ² C Slave Status Register	Indicates the I ² C bus status.
0x436a	I2CS_ASTAT	I ² C Slave Access Status Register	Indicates the I ² C slave access status.
0x436c	I2CS_ICTL	I ² C Slave Interrupt Control Register	Controls the I ² C slave interrupt.

Table 17.7.1 List of I2CS Registers

The I2CS module registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

I²C Slave Transmit Data Register (I2CS_TRNS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² C Slave	0x4360	D15–8	-	reserved	_	-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SDATA[7:0]	I ² C slave transmit data	0–0xff	0x0	R/W	
Register								
(I2CS_TRNS)								

D[15:8] Reserved

D[7:0] SDATA[7:0]: I²C Slave Transmit Data Bits

Sets a transmit data in this register. (Default: 0x0)

The serial-converted data is output from the SDA1 pin beginning with the MSB, in which the bits set to 0 are output as Low-level signals. When the data set in this register is sent to the shift register, a transmit interrupt occurs. The next transmit data can be written to the register after that.

If the clock stretch function has been disabled, data must be written to this register within 7 cycles of the I^2C clock (SCL1 input clock) after a transmit interrupt has been occurred.

However, when setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I²C clock (SCL1 input clock) after TXEMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF_CLR is unnecessary.

When the asynchronous address detection function is used, the data written before ASDET_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR/I2CS_CTL register before this module is selected as the slave device. The I2CS_TRNS register is cleared by writing 1 to TBUF_CLR then writing 0 to it.

It is not necessary to clear the I2CS_TRNS register if the first transmit data is written before TX-EMP has been set.

When the asynchronous address detection function is used, the data written before ASDET_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

I²C Slave Receive Data Register (I2CS_RECV)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² C Slave	0x4362	D15-8	-	reserved	-	-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I ² C slave receive data	0–0xff	0x0	R	
Register								
(I2CS_RECV)								

D[15:8] Reserved

D[7:0] RDATA[7:0]: I²C Slave Receive Data Bits

The received data can be read from this register. (Default: 0x0)

The serial data input from the SDA1 pin beginning with the MSB is converted into parallel data, with the high-level signals changed to 1 and the low-level signals changed to 0. The resulting data is stored in this register.

When a receive operation is completed and the data received in the shift register is loaded to this register, RXRDY/I2CS_ASTAT register is set and a receive interrupt occurs. Thereafter, the data can be read out. When the clock stretch function has been disabled, data must be read from this register within 7 cycles of the I²C clock (SCL1 input clock) after RXRDY is set to 1. If the next data has been received without reading the received data, this register will be overwritten with the newly received data.

I²C Slave Address Setup Register (I2CS_SADRS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I ² C Slave	0x4364	D15–7	-	reserved	_	-	-	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I ² C slave address	0–0x7f	0x0	R/W	
Register								
(I2CS_SADRS)								

D[15:7] Reserved

D[6:0] SADRS[6:0]: I2CS Address Bits

Sets the slave address of the I2CS module to this register. (Default: 0x0)

I²C Slave Control Register (I2CS_CTL)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
I ² C Slave	0x4366	D15–9	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D8	TBUF_CLR	I2CS_TRNS register clear	1	Clear state	0	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I ² C slave enable	1	Enable	0	Disable	0	R/W	
		D6	SOFTRESET	Software reset	1	Reset	0	Cancel	0	R/W	
		D5	NAK_ANS	NAK answer	1	NAK	0	ACK	0	R/W	
		D4	BFREQ_EN	Bus free request enable	1	Enable	0	Disable	0	R/W	
		D3	CLKSTR_EN	Clock stretch On/Off	1	On	0	Off	0	R/W	
		D2	NF_EN	Noise filter On/Off	1	On	0	Off	0	R/W	
		D1	ASDET_EN	Async.address detection On/Off	1	On	0	Off	0	R/W	
		D0	COM_MODE	I ² C slave communication mode	1	Active	0	Standby	0	R/W	

D[15:9] Reserved

D8 TBUF_CLR: I2CS_TRNS Register Clear Bit

Clears the I2CS_TRNS register.

1 (R/W): Clear state

0 (R/W): Normal state (clear state cancellation) (default)

When TBUF_CLR is set to 1, the I2CS_TRNS register enters clear state. After that writing 0 to TBUF_ CLR returns the I2CS_TRNS register to normal state. It is not necessary to insert a waiting time between writing 1 and 0.

If a new transmission is started when the I2CS_TRNS register still stores data for the previous transmission that has already finished, the data will be sent when TXEMP/I2CS_ASTAT register is set. In order to avoid this problem, clear the I2CS_TRNS register using TBUF_CLR before starting transmission (before slave selection). The clear operation is not required if transmit data is written to the I2CS_ TRNS register before TXEMP is set to 1.

Data can be written to the I2CS_TRNS register even if it is placed into clear state (TBUF_CLR = 1). However, this writing does not reset TXEMP to 0. Note that TXEMP is not reset to 0 when TBUF_CLR is set back to 0. Therefore, data must be written to the I2CS_TRNS register when TBUF_CLR = 0.

D7 I2CSEN: I²C Slave Enable Bit

Enables or disables operations of the I2CS module. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When I2CSEN is set to 1, the I2CS module is activated and data transfer is enabled. When I2CSEN is set to 0, the I2CS module goes off.

D6 SOFTRESET: Software Reset Bit

Resets the I2CS module.

1 (R/W): Reset

0 (R/W): Cancel reset state (default)

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRESET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0. The I2CS module initializes the I²C communication process and put the SDA1 and SCL1 pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

D5 NAK_ANS: NAK Answer Bit

Specifies the acknowledge bit to be sent after data reception. 1 (R/W): NAK 0 (R/W): ACK (default)

When an eight-bit data is received, the I2CS module sends back an ACK (SDA1 = low) or a NAK (SDA1 = Hi-Z). Either ACK or NAK should be specified using NAK_ANS within 7 cycles of the I²C clock (SCL1 input clock) after RXRDY has been set to 1 by receiving the previous data.

D4 BFREQ_EN: Bus Free Request Enable Bit

Enables or disables I²C bus free requests by inputting a low pulse to the #BFR pin. 1 (R/W): Enabled 0 (R/W): Disabled (default)

To accept I²C bus free requests, set BFREQ_EN to 1. When a bus free request is accepted, BFREQ/ I2CS_STAT register is set to 1. This initializes the I²C communication process and puts the SDA1 and SCL1 pins into high-impedance. The control registers will not be initialized in this process. When BFREQ_EN is set to 0, low pulse inputs to the #BFR pin are ignored and BFREQ is not set to 1.

D3 CLKSTR_EN: Clock Stretch On/Off Bit

Turns the clock stretch function on or off. 1 (R/W): On 0 (R/W): Off (default)

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I²C bus SCL line down to Low. The I2CS module supports this clock stretch function. The master device enters a standby state until the wait request is canceled (the SCL line goes high). When using the clock stretch function, set CLKSTR_EN to 1 before starting data communication.

D2 NF_EN: Noise Filter On/Off Bit

Turns the noise filter on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module contains a function to remove noise from the SDA1 and SCL1 input signals. This function is enabled by setting NF_EN to 1.

D1 ASDET_EN: Async. Address Detection On/Off Bit

Turns the asynchronous address detection function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer.

The asynchronous address detection function is provided to detect the I²C slave address sent from the master in this status. This function is enabled by setting ASDET_EN to 1. If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I²C master to request for resending the slave address. Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I²C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

Notes: • When the asynchronous address detection function is enabled, the I²C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.

- When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.
- If the conditions shown below have been met while the asynchronous address detection function is enabled, the master must wait for 33 µs or more before it can send another slave address.
 - 1. The transfer rate is set to 320 kbps or higher.
 - The I2CS module is placed into transfer standby state and OSC1 is used as the operating clock (PCLK).
 - 3. The I2CS module has sent back a NAK as the response to the address sent by the master.

D0 COM_MODE: I²C Slave Communication Mode Bit

Enables or disables data communication.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set COM_MODE to 1 to enable data communication after setting I2CSEN to 1 to enable I2CS operation. When COM_MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).

I²C Slave Status Register (I2CS_STAT)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
I ² C Slave	0x4368	D15-8	-	reserved		-	-		-	-	0 when being read.
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved		-	-		-	-	0 when being read.
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow							
		D4	BFREQ	Bus free request	1	Occurred	0	Not occurred	0	R/W	
		D3	DMS	Output data mismatch	1	Error	0	Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	0	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status	1	NAK	0	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	

D[15:8] Reserved

D7

BSTAT: Bus Status Transition Bit

Indicates transition of the bus status.

- 1 (R): Changed
- 0 (R): Unchanged (default)

When one of the TXUDF/RXOVF, BFREQ, DMS, ASDET, DA_NAK, and DA_STOP bits is set to 1, BSTAT is also set to 1 and an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform an error or terminate handling. BSTAT will be reset to 0 when the TXUDF/RXOVF, BFREQ, DMS, ASDET, DA_NAK, and DA_STOP bits are all reset to 0.

D6 Reserved

D5 TXUDF: Transmit Data Underflow Bit (for transmission) RXOVF: Receive Data Overflow Bit (for reception)

Indicates the transmit/receive data register status.

1 (R/W): Data underflow/overflow has been occurred

0 (R/W): Data underflow/overflow has not been occurred (default)

This bit is effective during transmission/reception when the clock stretch function is disabled. If a data transmission begins before transmit data is written to the I2CS_TRNS register, it is regarded as a transmit data underflow and TXUDF is set to 1. If the next data reception has completed before the received data is read from the I2CS_RECV register and the I2CS_RECV register value is overwritten with the newly received data, it is regarded as a data overflow and RXOVF is set to 1.

At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/ I2CS_ICTL register. This interrupt can be used to perform an error handling. After TXUDF/RXOVF is set to 1, it is reset to 0 by writing 1.

D4 BFREQ: Bus Free Request Bit

Indicates the I²C bus free request input status.

1 (R/W): Request has been issued

0 (R/W): Request has not been issued (default)

If BFREQ_EN/I2CS_CTL register has been set to 1 (bus free request enabled), a low pulse longer than five peripheral module clock (PCLK) cycles input to the #BFR pin sets BFREQ to 1 and the bus free request is accepted. When a bus free request is accepted, the I2CS module initializes the I²C communication process and puts the SDA1 and SCL1 pins into high-impedance. The control registers will not be initialized in this process.

At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/ I2CS_ICTL register. This interrupt can be used to perform an error handling.

After BFREQ is set to 1, it is reset to 0 by writing 1.

If BFREQ_EN is set to 0, low pulse inputs to the #BFR pin are ignored and BFREQ is not set to 1.

D3 DMS: Output Data Mismatch Bit

Represents the results of comparison between output data and SDA line status.

1 (R/W): Error has been occurred

0 (R/W): Error has not been occurred (default)

The I²C bus SDA line status during data transmission is input in the module and is compared with the output data. The comparison results are set to DMS. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform an error handling. After DMS is set to 1, it is reset to 0 by writing 1.

Note: When the master device of the I²C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module of this IC issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/ NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode (ASDET_EN = 1), a DMS does not occur as in the condition above.

D2 ASDET: Async. Address Detection Status Bit

Indicates the asynchronous address detection status.

1 (R/W): Detected

0 (R/W): Not detected (default)

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I²C slave address sent from the master in this status. ASDET is set to 1 if the slave address of the I2CS module is detected when the asynchronous address detection function has been enabled by setting ASDET_EN/I2CS_CTL register.

The I2CS module returns a NAK to the I²C master to request for resending the slave address. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ ICTL register. Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET_ EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After ASDET is set to 1, it is reset to 0 by writing 1.

D1 DA_NAK: NAK Receive Status Bit

Indicates the acknowledge bit returned from the master. 1 (R/W): NAK 0 (R/W): ACK (default)

DA_NAK is set to 0 when an ACK is returned from the master after an eight-bit data has been sent. This indicates that the master could receive data. If DA_NAK is 1, it indicates that the master could not receive data or the master terminates data reception. At the same time DA_NAK is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform an error handling. After DA_NAK is set to 1, it is reset to 0 by writing 1.

D0 DA_STOP: Stop Condition Detect Bit

Indicates that a stop condition or a repeated start condition is detected.

1 (R/W): Detected

0 (R/W): Not detected (default)

If a stop condition or a repeated start condition is detected while the I2CS module is selected as the slave device (SELECTED/I2CS_ASTAT register = 1), the I2CS module sets DA_STOP to 1. At the same time, it initializes the I^2C communication process.

When DA_STOP is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT_IEN/I2CS_ICTL register. This interrupt can be used to perform a terminate handling. After DA_STOP is set to 1, it is reset to 0 by writing 1.

I²C Slave Access Status Register (I2CS_ASTAT)

Register name	Address	Bit	Name	Function	Setting Ini				Init.	R/W	Remarks
I ² C Slave	0x436a	D15–5	-	reserved		-	-		-	-	0 when being read.
Access Status	(16 bits)	D4	RXRDY	Receive data ready	1	Ready	0	Not ready	0	R	
Register		D3	TXEMP	Transmit data empty	1	Empty	0	Not empty	0	R	
(I2CS_ASTAT)		D2	BUSY	I ² C bus status	1	Busy	0	Free	0	R	
		D1	SELECTED	I ² C slave select status	1	Selected	0	Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	

D[15:5] Reserved

D4 RXRDY: Receive Data Ready Bit

Indicates that the received data is ready to read.

- 1 (R): Received data ready
- 0 (R): No received data (default)

When the received data is loaded to the I2CS_RECV register, RXRDY is set to 1. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with RXRDY_IEN/I2CS_ICTL register. This interrupt can be used to read the received data from the I2CS_RECV register. After RXRDY is set to 1, it is reset to 0 when the I2CS_RECV register is read.

D3 TXEMP: Transmit Data Empty Bit

Indicates that transmit data can be written.

- 1 (R): Transmit data empty (data can be written)
- 0 (R): Transmit data still stored (data cannot be written) (default)

TXEMP is set to 1 if the I2CS_TRNS register is empty when a read request (R/W bit = 1) issued by the I²C master is received or if the I2CS_TRNS register becomes empty until a stop condition that terminates transmission is generated by the I²C master. At the same time TXEMP set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with TXEMP_IEN/I2CS_ICTL register. This interrupt can be used to write the next transmit data to the I2CS_TRNS register.

After TXEMP is set to 1, it is reset to 0 when data is written to the I2CS_TRNS register.

D2 BUSY: I²C Bus Status Bit

Indicates the I²C bus status.

- 1 (R): Bus busy status
- 0 (R): Bus free status (default)

When the I2CS module detects a start condition or detects that the SCL1 or SDA1 signal goes low, BUSY is set to 1 to indicate that the I²C bus enters busy status. The slave select status whether this module is selected as the slave device or not does not affect the BUSY status. After BUSY is set to 1, it is reset to 0 when a STOP condition is detected.

D1 SELECTED: I²C Slave Select Status Bit

Indicates that this module is selected as the I²C slave device.

1 (R): Selected

0 (R): Not selected (default)

When the slave address that is set in this module is received, SELECTED is set to 1 to indicate that this module is selected as the I^2C slave device. After SELECTED is set to 1, it is reset to 0 when a stop condition or a repeated start condition is detected.

D0 R/W: Read/Write Direction Bit

Represents the transfer direction bit value.

1 (R): Output (master read operation)

0 (R): Input (master write operation) (default)

The transfer direction bit value that has been received with the slave address is set to R/W. Use R/W to select the transmit- or receive-handling.

I²C Slave Interrupt Control Register (I2CS_ICTL)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
I ² C Slave	0x436c	D15–3	-	reserved		-	_		-	-	0 when being read.
Interrupt Control	(16 bits)	D2	BSTAT_IEN	Bus status interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D1	RXRDY_IEN	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	

D[15:3] Reserved

D2 BSTAT_IEN: Bus Status Interrupt Enable Bit

Enables or disables the bus status interrupt.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When BSTAT_IEN is set to 1, I²C bus status interrupt requests to the ITC are enabled. A bus status interrupt request occurs when BSTAT/I2CS_STAT register is set to 1. (See description of BSTAT.) When BSTAT_IEN is set to 0, a bus status interrupt will not be generated.

D1 RXRDY_IEN: Receive Interrupt Enable Bit

Enables or disables the I2CS receive interrupt.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When RXRDY_IEN is set to 1, I2CS receive interrupt requests to the ITC are enabled. A receive interrupt request occurs when the data received in the shift register is loaded to the I2CS_RECV register (receive operation completed). When RXRDY_IEN is set to 0, a receive interrupt will not be generated.

D0 TXEMP_IEN: Transmit Interrupt Enable Bit

Enables or disables the I2CS transmit interrupt. 1 (R/W): Enabled

0 (R/W): Disabled (default)

0 (R/W): Disabled (default)

When TXEMP_IEN is set to 1, I2CS transmit interrupt requests to the ITC are enabled. A transmit interrupt request occurs when the data written to the I2CS_TRNS register is transferred to the shift register. When TXEMP_IEN is set to 0, a transmit interrupt will not be generated.

18 IR Remote Controller (REMC)

18.1 REMC Module Overview

The S1C17711 includes an IR remote controller (REMC) module for transmitting/receiving infrared remote control communication signals.

The following shows the features of the REMC module:

- Supports input and output infrared remote control communication signals.
- Includes a carrier generator for generating a carrier signal.
- Includes an 8-bit down-counter for counting the transfer data length.
- Includes a modulator for generating transmission data of the specified carrier length.
- Includes an edge detector for detecting input signal rising and falling edges.
- Can generate counter underflow interrupts indicating that the specified data length has been sent and input rising/ falling edge detection interrupts for data receive processing.

Figure 18.1.1 shows the configuration of the REMC module.



Figure 18.1.1 REMC Module Configuration

18.2 REMC Input/Output Pins

Table 18.2.1 lists the REMC input/output pins.

Table 18.2.1 List of REMC Pins

Pin name	I/O	Qty	Function
REMI	I	1	Remote control receive data input pin
			Inputs receive data.
REMO	0	1	Remote control transmit data output pin
			Outputs modulated remote control transmit data.

The REMC input/output pins (REMI, REMO) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as REMC input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

18.3 Carrier Generation

The REMC module includes a carrier generator that generates a carrier signal for transmission in accordance with the clock set by software and carrier H and L section lengths.

18 IR REMOTE CONTROLLER (REMC)

The carrier generation clock is generated by dividing PCLK into 1/1 to 1/16K. The division ratio can be selected from the 15 types shown below using CGCLK[3:0]/REMC_CFG register.

CGCLK[3:0]	Division ratio	CGCLK[3:0]	Division ratio		
0xf	Reserved	0x7	1/128		
0xe	1/16384	0x6	1/64		
0xd	1/8192	0x5	1/32		
0xc	1/4096	0x4	1/16		
0xb	1/2048	0x3	1/8		
0xa	1/1024	0x2	1/4		
0x9	1/512	0x1	1/2		
0x8	1/256	0x0	1/1		

Table 18.3.1 Carrier Generation Clock (PCLK Division Ratio) Selection

- **Notes:** The clock generator (CLG) must be configured to supply PCLK to the peripheral modules before running the REMC.
 - Make sure the REMC is halted before setting the clock.

For detailed information on the CLG control, see the "Clock Generator (CLG)" chapter.

The carrier H and L section lengths are set by REMCH[5:0]/REMC_CAR register and REMCL[5:0]/REMC_CAR register, respectively. Set a value corresponding to the number of clock (selected as above) cycles + 1 to these registers.

The carrier H and L section lengths can be calculated as follows:

Carrier H section length = $\frac{\text{REMCH} + 1}{\text{cg_clk}}$ [s] Carrier L section length = $\frac{\text{REMCL} + 1}{\text{cg_clk}}$ [s]

REMCH: Carrier H section length data value REMCL: Carrier L section length data value cg_clk: Carrier generation clock frequency

The carrier signal is generated from these settings as shown in Figure 18.3.1.



18.4 Data Length Counter Clock Settings

The data length counter is an 8-bit counter for setting data lengths when transmitting data.

When a value corresponding to the data pulse width is written during data transmission, the data length counter begins counting down from that value and stops after generating an underflow interrupt cause when the counter reaches 0. The subsequent transmit data is set using this interrupt.

This counter is also used for data receiving, enabling measurement of the received data length. Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between data pulse edges by setting the data length counter to 0xff using the interrupt when the input changes and by reading out the count value when a subsequent interrupt occurs due to input changes.

⁽Default: 0x0)

This data length counter clock also uses a divided PCLK clock and can select one of 15 different types. The division ratio to generate the data length counter clock is selected by LCCLK[3:0]/REMC_CFG register provided separately to the carrier generation clock select bits.

LCCLK[3:0]	Division ratio	LCCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
Охс	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 18.4.1 Data Length Counter Clock (PCLK Division Ratio) Selection

(Default: 0x0)

The data length counter can count up to 256. The count clock should be selected to ensure that the data length fits within this range.

18.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure the carrier signal. (See Section 18.3.)
- (2) Select the data length counter clock. (See Section 18.4.)
- (3) Set the interrupt conditions. (See Section 18.6.)
- **Note**: Make sure the REMC module is halted (REMEN/REMC_CFG register = 0) before changing the above settings.

Data transmission control



(1) Data transmit mode setting

Set REMC to transmit mode by writing 0 to REMMD/REMC_CFG register.

(2) Enabling data transmission

Enable REMC operation by setting REMEN/REMC_CFG register to 1. This initiates REMC transmission.

Set REMDT/REMC_LCNT register to 0 and REMLEN[7:0]/REMC_LCNT register to 0x0 before setting REMEN to 1 to prevent unnecessary data transmission.

18 IR REMOTE CONTROLLER (REMC)

(3) Transmission data setting

Set the data to be transmitted (High or Low) to REMDT/REMC_LCNT register. Setting REMDT to 1 outputs High; setting it to 0 outputs Low from the REMO pin after being modulated by the carrier signal.

(4) Data pulse length setting

Set the value corresponding to the data pulse length (High or Low section) to REMLEN[7:0]/REMC_LCNT register to set to the data length counter.

Given below is the value to which the data length counter is set:

Setting value = Data pulse length (seconds) × Data length counter clock frequency (Hz)

The data length counter starts counting down from the value written using the data length counter clock selected. A cause of underflow interrupt occurs when the data length counter value reaches 0. If the interrupt is enabled, an REMC interrupt request is output to the interrupt controller (ITC). The data length counter stops counting at the same time with the counter value 0 maintained.

(5) Interrupt handling

To transmit the subsequent data, set the subsequent data (Step 3) and set the data pulse length (Step 4) in the interrupt handler routine executed by the data length counter underflow.

(6) Terminating data transmission

To terminate data transmission, set REMEN to 0 after the final data transmission has completed (after an underflow interrupt has occurred).



Data reception control

(1) Data receive mode setting

Set REMC to receive mode by writing 1 to REMMD/REMC_CFG register.

(2) Enabling data reception

Enable REMC operation by setting REMEN/REMC_CFG register to 1. This initiates REMC reception (input edge detection).

REMC detects an input transition (signal rising or falling edges) by sampling the input signal from the REMI pin using the carrier generation clock. If a signal edge is detected, a cause of rising or falling edge interrupt is generated. An REMC interrupt request is output to the ITC if the interrupt is enabled. Rising edge and falling edge interrupts can be individually enabled or disabled.

Note that if the signal level after the input has changed is not detected for at least two continuous sampling clock cycles, the input signal transition is interpreted as noise, and no rising or falling edge interrupt is generated.

(3) Interrupt handling

When a rising edge or falling edge interrupt occurs, write 0xff to REMLEN[7:0]/REMC_LCNT register in the interrupt handler routine to set the value to the data length counter.

The data length counter starts counting down using the selected data length counter clock from the value written.

The data received can be read out from REMDT/REMC_LCNT register.

The subsequent falling or rising edge interrupt is generated at the termination of the data pulse. Read the data length counter at that point. The data length can be calculated from the difference between 0xff and the value read. To receive the subsequent data, set the data length counter to 0xff once again, then wait for the subsequent interrupt.

If the data length counter becomes 0 after being set to 0xff without the occurrence of an edge interrupt, either no more data is left or a receive error has occurred. Data length counter underflow interrupts are generated even when receiving data and should be used for terminate/error handling.

(4) Terminating data reception

To terminate data reception, write 0 to REMEN after the final data has been received.

18.6 REMC Interrupts

The REMC module includes a function for generating the following three different types of interrupts.

- Underflow interrupt
- Rising edge interrupt
- Falling edge interrupt

The REMC module outputs one interrupt signal shared by the three interrupt causes above to the interrupt controller (ITC). To identify the cause of interrupt occurred, check the interrupt flag status in the REMC module.

Underflow interrupt

Generated when the data length counter has counted down to 0, this interrupt cause sets the interrupt flag RE-MUIF/REMC_INT register inside the REMC to 1.

When data is being transmitted, the underflow interrupt indicates that the specified data length has been transmitted. When receiving data, the underflow interrupt indicates that data has been received or a receive error has occurred.

To use this interrupt, set REMUIE/REMC_INT register to 1. If REMUIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMUIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMUIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to data length counter underflow.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMUIF.

Rising edge interrupt

Generated when the REMI pin input signal changes from Low to High, this interrupt cause sets the interrupt flag REMRIF/REMC_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a falling edge interrupt when data is being received, the received data pulse width can be calculated from that count value.

To use this interrupt, set REMRIE/REMC_INT register to 1. If REMRIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMRIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMRIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal rising edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMRIF.

18 IR REMOTE CONTROLLER (REMC)

Falling edge interrupt

Generated when the REMI pin input signal changes from High to Low, this interrupt cause sets the interrupt flag REMFIF/REMC_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a rising edge interrupt when data is being received, the received data pulse width can be calculated from that count value.

To use this interrupt, set REMFIE/REMC_INT register to 1. If REMFIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMFIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMFIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal falling edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMFIF.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

18.7 Control Register Details

······································							
Address		Register name	Function				
0x5340	REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.				
0x5342	REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.				
0x5344	REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.				
0x5346	REMC_INT	REMC Interrupt Control Register	Controls interrupts.				

Table 18.7.1 List of REMC Registers

The REMC registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

REMC Configuration Register (REMC_CFG)

Register name	Address	Bit	Name	Function		Setting		Setting		Setting		R/W	Remarks
REMC Configuration	0x5340 (16 bits)	D15–12	CGCLK[3:0]	Carrier generator clock division ratio select		GCLK[3:0] CCLK[3:0]	Di	vision ratio	0x0	R/W	Source clock = PCLK		
Register						0xf		reserved					
(REMC_CFG)						0xe		1/16384					
						0xd		1/8192					
						0xc		1/4096					
						0xb		1/2048					
						0xa		1/1024					
						0x9		1/512					
						0x8		1/256					
		D11-8	LCCLK[3:0]	Length counter clock division ratio	1	0x7		1/128	0x0	R/W			
				select		0x6		1/64					
						0x5		1/32					
						0x4		1/16					
						0x3		1/8					
						0x2		1/4					
						0x1		1/2					
						0x0		1/1					
		D7–2	-	reserved			-		-	-	0 when being read.		
		D1	REMMD	REMC mode select	1	Receive	0	Transmit	0	R/W			
		D0	REMEN	REMC enable	1	Enable	0	Disable	0	R/W			

D[15:12] CGCLK[3:0]: Carrier Generator Clock Division Ratio Select Bits

Selects a carrier generation clock (PCLK division ratio).

Table 18.7.2 Carrier Generation Clock	(PCLK Division Ratio) Selection
---------------------------------------	---------------------------------

CGCLK[3:0]	Division ratio	CGCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1
D[11:8] LCCLK[3:0]: Length Counter Clock Division Ratio Select Bits

Selects a data length counter clock (PCLK division ratio).

LCCLK[3:0]	Division ratio	LCCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 1873	Data Length Counter Clo	ck (PCLK Division Batic) Salaction
Table 10.7.3	Data Length Counter Clo	CK (POLK DIVISION Ralic) Selection

(Default: 0x0)

Note: The clock should be set only while the REMC module is stopped (REMEN = 0).

D[7:2] Reserved

D0

D1 REMMD: REMC Mode Select Bit

Selects the transfer direction. 1 (R/W): Reception 0 (R/W): Transmission (default)

REMEN: REMC Enable Bit

Enables or disables data transfer by the REMC module. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting REMEN to 1 starts transmission or receiving in accordance with REMMD settings. Setting REMEN to 0 disables REMC module operations.

REMC Carrier Length Setup Register (REMC_CAR)

			•		•	- /			
Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
REMC Carrier	0x5342	D15–14	-	reserved		-	-	-	0 when being read.
Length Setup	(16 bits)	D13–8	REMCL[5:0]	Carrier L length setup		0x0 to 0x3f	0x0	R/W	
Register		D7–6	-	reserved		-	-	-	0 when being read.
(REMC_CAR)		D5–0	REMCH[5:0]	Carrier H length setup		0x0 to 0x3f	0x0	R/W	

D[15:14] Reserved

D[13:8] REMCL[5:0]: Carrier L Length Setup Bits

Sets the carrier signal L section length. (Default: 0x0)

Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC_CFG register + 1. Calculate carrier L section length as follows:

Carrier L section length =
$$\frac{\text{REMCL} + 1}{\text{cg_clk}} [s]$$

REMCL: REMCL[5:0] setting

cg_clk: Carrier generation clock frequency

The H section length is specified by REMCH[5:0]. The carrier signal is generated from these settings as shown in Figure 18.7.1.

D[7:6] Reserved

D[5:0] REMCH[5:0]: Carrier H Length Setup Bits

Sets the carrier signal H section length. (Default: 0x0)

Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC_CFG register + 1. Calculate carrier H section length as follows: Carrier H section length = $\frac{\text{REMCH} + 1}{cg \text{ clk}}$ [s]

REMCH: REMCH[5:0] setting

cg_clk: Carrier generation clock frequency

The L section length is specified by REMCL[5:0]. The carrier signal is generated from these settings as shown in Figure 18.7.1.



REMC Length Counter Register (REMC_LCNT)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
REMC Length	0x5344	D15-8	REMLEN[7:0]	Transmit/receive data length count	0x0 to 0xff	0x0	R/W	
Counter Register	(16 bits)			(down counter)				
(REMC_LCNT)		D7–1	-	reserved	-	-	-	0 when being read.
		D0	REMDT	Transmit/receive data	1 1 (H) 0 0 (L)	0	R/W	

D[15:8] REMLEN[7:0]: Transmit/Receive Data Length Count Bits

Sets the data length counter value and starts counting. (Default: 0x0) The counter stops when it reaches 0 and generates a cause of underflow interrupt.

For data transmission

Set the transmit data length for data transmission.

When a value corresponding to the data pulse width is written, the data length counter starts counting down from that value. The counter stops counting and generates a cause of underflow interrupt when it reaches 0. Set the subsequent transmit data using this interrupt.

For data receiving

Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between 0xff set to the data length counter using the interrupt when the input changes and the count value read out when the next interrupt occurs due to an input change.

D[7:1] Reserved

D0 REMDT: Transmit/Receive Data Bit

Sets the transmit data for data transmission. Receive data can be read when receiving data. 1 (R/W): 1 (H)

0 (R/W): 0 (L) (default)

If REMEN/REMC_CFG register is set to 1, the REMDT setting is modulated by the carrier signal for data transmission and output from the REMO pin. For data receiving, this bit is set to the value corresponding to the signal level of the data pulse input.

		-		U (=							
Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
REMC Interrupt	0x5346	D15-11	-	reserved		_			-	-	0 when being read.
Control Register	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag	1	interrupt		interrupt not	0	R/W	
		D8	REMUIF	Underflow interrupt flag	1	occurred occurred		occurred	0	R/W	
		D7–3	-	reserved		_			-	-	0 when being read.
		D2	REMFIE	Falling edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D1	REMRIE	Rising edge interrupt enable	1 Enable		0	Disable	0	R/W	
		D0	REMUIE	Underflow interrupt enable	1	Enable	0	Disable	0	R/W	

REMC Interrupt Control Register (REMC_INT)

This register controls the data length counter underflow, input signal rising edge, and input signal falling edge interrupts. The interrupt flag is set to 1 when the data length counter underflows, or when an input signal rising edge or falling edge is detected. If the corresponding interrupt enable bit has been set to 1, the REMC outputs an interrupt request signal to the ITC at the same time. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met. When an REMC interrupt occurs, check the interrupt flag status in this register to identify the cause of interrupt occurred. If the interrupt enable bit is set to 0, the interrupt is disabled.

- **Notes:** To prevent interrupt recurrences, the REMC module interrupt flag must be reset in the interrupt handler routine after an REMC interrupt has occurred.
 - To prevent generating unnecessary interrupts, reset the interrupt flag before enabling interrupts by the interrupt enable bit.

D[15:11] Reserved

D10 REMFIF: Falling Edge Interrupt Flag Bit

Indicates the falling edge interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMFIF is set to 1 at the input signal falling edge. REMFIF is reset to 0 by writing 1.

D9 REMRIF: Rising Edge Interrupt Flag Bit

Indicates the rising edge interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMRIF is set to 1 at the input signal rising edge. REMRIF is reset to 0 by writing 1.

D8 REMUIF: Underflow Interrupt Flag Bit

Indicates the underflow interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMUIF is set to 1 when a data length counter underflow occurs. REMUIF is reset to 0 by writing 1.

D[7:3] Reserved

D2 REMFIE: Falling Edge Interrupt Enable Bit

Enables or disables input signal falling edge interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

18 IR REMOTE CONTROLLER (REMC)

D1 REMRIE: Rising Edge Interrupt Enable Bit

Enables or disables input signal rising edge interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

D0 REMUIE: Underflow Interrupt Enable Bit Enables or disables data length counter underflow interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

19 LCD Driver (LCD)

19.1 LCD Module Overview

The S1C17711 includes a dot-matrix LCD driver capable of driving an LCD panel with up to 1,344 pixels (56 segments \times 24 commons).

The main features of the LCD driver are listed below.

• Operating voltage	VDD = 1.8 to 3.6 V (VC1 reference voltage) VDD = 2.9 to 3.6 V (VC2 reference voltage) LCD drive voltages are internally generated.
• Number of SEG and COM outputs	56-SEG \times 24-COM or 64-SEG \times 16/8-COM
• Drive bias	1/4 bias (fixed)
• Display data RAM	384 bytes
• Frame frequency configuration	Adjustable with a four-bit counter
LCD display mode	Normal display mode All on mode All off mode Inverted display mode
• COM and SEG pins	Supports inverting memory bit assignment to the COM and SEG pins.
• LCD contrast adjustment	Selectable from among 16 values
• Other functions	LFR signal output, frame interrupt

Figure 19.1.1 shows the LCD driver and drive power supply configuration.



Figure 19.1.1 LCD Driver and Driver Power Supply Configuration

19.2 LCD Power Supply

The LCD drive voltages VC1 to VC4 are generated by the on-chip LCD voltage regulator and power supply voltage booster. No external power supply is needed. For more information on the LCD power supply, see the "Power Supply" chapter.

19.3 LCD Clock





19.3.1 LCD Operating Clock (LCLK)

Clock source selection

Use LCKSRC[1:0]/LCD_CLK register to select the clock source from IOSC, OSC3, and OSC1.

LCKSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC

Table 19.3.1.1 Clock Source Selection

(Default: 0x1)

Clock division ratio selection

When the clock source is OSC1

No division ratio needs to be selected when OSC1 is selected for the clock source. The OSC1 clock (typ. 32.768 kHz) is directly used as LCLK.

When the clock source is IOSC or OSC3

When IOSC or OSC3 is selected for the clock source, use LCKDV[2:0]/LCD_CLK register to select the division ratio.

LCKDV[2:0]	Division ratio								
0x7–0x5	Reserved								
0x4	1/512								
0x3	1/256								
0x2	1/128								
0x1	1/64								
0x0	1/32								
	(Default: 0x0)								

Table 19.3.1.2 IOSC/OSC3 Division Ratio Selection

Clock enable

The LCLK supply is enabled with LCKEN/LCD_CLK register. The LCKEN default setting is 0, which stops the clock. Setting LCKEN to 1 feeds the clock generated as above to the LCD driver. If no LCD display is required, stop the clock to reduce current consumption.

If LCLK is not supplied, the LCD cannot display. However, the LCD driver control registers and display memory can be accessed even if LCLK is stopped.

19.3.2 Frame Signal

The LCD driver generates the frame signal by dividing LCLK. The clock division ratio can be set using FRM-CNT[3:0]/LCD_CCTL register. The frame frequency is calculated by the equation shown below.

Frame frequency $[Hz] = \frac{fLCLK}{4 \times (FRMCNT + 1)} \times LCD$ drive duty fLCLK: LCLK frequency [Hz]FRMCNT: FRMCNT[3:0] setting (0 to 15) LCD drive duty: 1/24, 1/16 or 1/8

Table 19.3.2.1 lists an example of frame frequency settings when LCLK = 32768 Hz.

EDMONT[2:0]	Frame frequency [Hz]							
FRMCNT[3:0]	1/24 duty	1/16 duty	1/8 duty					
15	21.3	32.0	64.0					
14	22.8	34.1	68.3					
13	24.4	36.6	73.1					
12	26.3	39.4	78.8					
11	28.4	42.7	85.3					
10	31.0	46.5	93.1					
9	34.1	51.2	102.4 113.8					
8	37.9	56.9						
7	42.7	64.0	128.0					
6	48.8	73.1	146.3					
5	56.9	85.3	170.7					
4	68.3	102.4	204.8					
3	85.3	128.0	256.0					
2	113.8	170.7	341.3					
1	170.7	256.0	512.0					
0	341.3	512.0	1024.0					

Table 19.3.2.1 Frame Frequency Settings (when LCLK = 32768 Hz)

The LFR signal generated can be output to an external device via the LFRO pin. No output control is required, note, however, that the output pin must be switched for LFRO output using the port function select bit, as the pin is configured for an I/O port by default. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

19.4 Drive Duty Control

19.4.1 Drive Duty Switching

Drive duty can be switched between 1/24, 1/16, and 1/8 using LDUTY[1:0]/LCD_CCTL register. Table 19.4.1.1 shows the correspondence between LDUTY[1:0] settings, drive duty, and maximum number of display pixels.

LDUTY[1:0]	Duty	Valid common pins	Valid segment pins	Max. number of display pixels						
0x3	1/24	COM0 to COM23	SEG0 to 55	1,344 pixels						
0x2	Reserved	-	-	-						
0x1	1/16	COM0 to COM15	SEG0 to 63	1,024 pixels						
0x0	1/8	COM0 to COM7	SEG0 to 63	512 pixels						

Table 19.4.1.1 Drive Duty Settings

(Default: 0x3)

The drive bias is fixed at 1/4 (four potentials Vc1, Vc2, Vc3, Vc4) for all duty settings.

19.4.2 Drive Waveform

Figures 19.4.2.1 to 19.4.2.3 shows the drive waveforms according to the duty selections.

COM0 -

1 -

2 ·

3 4

5 -6 -

7 ·

8

9

10

11

12

13

14 15

16 -

17

18

19

20

21

22

23

SEG0 -

- 0 0 4







Figure 19.4.2.2 1/16 Duty Drive Waveform

COM0 -

1 -

2

3 4

5 6

7

8

9

10

11

12

13

14 -15 -

SEG0 -

COM0 -

1 -

2 ·

3 4

5 6

SEG0

- α σ 4





19.5 Display Memory

The S1C17711 includes 384 bytes of display memory. The display memory is assigned to addresses 0x4800 to 0x4dff. The correspondence between memory bits and common/segment pins varies depending on the conditions selected, as follows.

- (1) Drive duty: 1/24, 1/16, or 1/8 duty
- (2) SEG pin assignment: normal or inverted
- (3) COM pin assignment: normal or inverted

Figures 19.5.1 to 19.5.3 show the correspondence between display memory and common/segment pins for each drive duty.

Writing 1 to a display memory bit corresponding to pixels on the LCD panel turns that pixel on, while writing 0 turns the pixel off. Since the display memory is a RAM allowing reading and writing, bits can be controlled individually using logic operation instructions (read-modify-write instructions).

Bits not assigned to the display area within the 384 byte display memory can be used as general-purpose RAM that can be read and written to.

Display area selection

Two screen areas can be reserved within the display memory, and DSPAR/LCD_DCTL register can be used to switch between the screens. Setting DSPAR to 0 selects display area 0; setting to 1 selects display area 1.

SEG pin assignment

The display memory address assignment for the SEG pins can be inverted using SEGREV/LCD_DCTL register. When SEGREV is set to 1 (default), memory addresses are assigned to SEG pins in ascending order. When SEGREV is set to 0, memory addresses are assigned to SEG pins in descending order. (See Figures 19.5.1 to 19.5.3.)

COM pin assignment

The display memory bit assignment for the COM pins can be inverted using COMREV/LCD_DCTL register. When COMREV is set to 1 (default), memory bits are assigned to COM pins in ascending order. When COM-REV is set to 0, memory bits are assigned to COM pins in descending order. (See Figures 19.5.1 to 19.5.3.)

Adduses	D:+	Address (lower 8	3 bits)		COMREV	COMREV
Address	Bit	0x00 ··· 0x1f 0x20 ··· 0x37	0x380x3f	0x40 0xff	= 1	= 0
	D0				COM0	COM23
	D1				COM1	COM22
	D2				COM2	COM21
0x48**	D3				COM3	COM20
on to	D4				COM4	COM19
	D5				COM5	COM18
	D6				COM6	COM17
	D7				COM7	COM16
	D0				COM8	COM15
	D1				COM9	COM14
	D2				COM10	COM13
0x49**	D3	Display area 0			COM11	COM12
on to	D4				COM12	COM11
	D5				COM13	COM10
	D6				COM14	COM9
	D7				COM15	COM8
	D0				COM16	COM7
	D1				COM17	COM6
	D2				COM18	COM5
0x4a**	D3		2		COM19	COM4
on lu	D4		Ê		COM20	COM3
	D5		це		COM21	COM2
	D6		are e r		COM22	COM1
	D7		pé soc	Unavailable	COM23	COM0
	D0		Unused area (general-purpose memory)	area	COM0	COM23
	D1				COM1	COM22
	D2		era		COM2	COM21
0x4b**	D3		jen		COM3	COM20
	D4		<u> </u>		COM4	COM19
	D5				COM5	COM18
	D6				COM6	COM17
	D7				COM7	COM16
	D0				COM8	COM15
	D1				COM9	COM14
	D2				COM10	COM13
0x4c**	D3	Display area 1			COM11	COM12
	D4				COM12	COM11
	D5				COM13	COM10
	D6				COM14	COM9
	D7				COM15	COM8
	D0				COM16	COM7
	D1				COM17	COM6
	D2				COM18	COM5
0x4d**	D3				COM19	COM4
	D4				COM20	COM3
	D5				COM21	COM2
	D6				COM22	COM1
	D7				COM23	COM0
SEGRE		SEG0 ··· SEG31 SEG32 ··· SEG55	1			
SEGRE	v = 0	SEG55 ···· SEG24 SEG23 ··· SEG0	l			

Figure 19.5.1 Display memory map (with 1/24 duty selected)

Address Bit 0x00 0x11 0x20 0x31 0x40 0x41 COM0 COM1						Address	(lower	8 bits)				COMREV	COMREV
0x48+- 0 <t< td=""><td>Address</td><td>Bit</td><td>0x00</td><td></td><td>0x1f</td><td></td><td></td><td></td><td>0x40</td><td></td><td>0xff</td><td></td><td></td></t<>	Address	Bit	0x00		0x1f				0x40		0xff		
0x48+ 0x48+ 0x6 02 0x6 COM2 COM3 COM3 COM4 COM10 COM4 0x6 0x49+ 0x49+ 0x48+ 0		D0										COM0	COM15
0:448+* 0.4 0.4 0.0 0.		D1										COM1	COM14
0x48+* D4 COM4 COM1 D7 D0 COM6 COM7 COM8 D0 D0 COM7 COM8 COM1 COM6 COM1 COM6 COM1 COM6 COM7 COM8 COM1 COM6 COM1 COM6 COM1 COM6 COM1 COM6 COM1 COM6 COM1 COM6 COM1 COM1 COM6 COM1		D2										COM2	COM13
D4 D6 D6 D7 D7 COM COM10 COM COM8 COM COM8 COM COM8 COM COM8 COM COM8 COM COM8 COM COM8 COM COM8 COM COM9 COM8 COM COM9 COM8 COM COM8 COM COM8 COM COM8 COM COM9 COM8 COM COM8 COM COM10 COM3 COM12 COM10 COM3 COM13 COM0 COM14 COM10 COM3 COM15 COM0 COM10	0v/8**	D3										COM3	COM12
De COM6 COM9 07 COM6 COM7 COM6 07 COM6 COM10 COM6 07 COM10 COM3 COM12 COM10 COM3 07 COM1 COM10 COM12 COM10 COM13 COM2 COM14	0840**	D4										COM4	COM11
D0 COM7 COM8 COM7 D0 COM9 COM6 COM7 COM8 COM7 </td <td></td> <td>D5</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>COM5</td> <td>COM10</td>		D5										COM5	COM10
D0 Display area U COM8 COM7 D2 COM9 COM9 COM9 COM9 COM1 COM9 COM1		D6										COM6	COM9
0x49++ 0 COMB COMD<		D7			Display	v area 0						COM7	COM8
0x49++02COM10COM100x49++04COM10COM130x40++07COM10COM140x40++07COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++08COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++09COM10COM100x40++ <td< td=""><td></td><td>D0</td><td></td><td></td><td>Diopiay</td><td>ulcu o</td><td></td><td></td><td></td><td></td><td></td><td>COM8</td><td>COM7</td></td<>		D0			Diopiay	ulcu o						COM8	COM7
0x49** 0x403 0 0COM1COM1COM10x60 0COM1COM1COM10x70 0COM1COM1COM10x4a**03 00 0COM1COM1COM10x4a**03 00COM1COM1COM10x4a**040COM1COM1COM1COM10x4a**03 00COM1COM1COM1COM1COM10x4b**040COM1<		D1										COM9	COM6
0x49** D4 COM12 COM3 D5 COM15 COM16 D7 COM16 COM16 D0 COM16 COM16 D1 COM16 COM16 D2 COM16 COM16 D2 COM16 COM16 D4 COM16 COM16 D5 COM10 COM16 COM6 COM10 COM16 COM10 COM10 COM10 COM11 COM10 COM10 COM10 COM10 COM10 COM11 CO		D2										COM10	COM5
D4 COM12 COM13 COM2 D6 COM14 COM1 COM16 COM11 COM16	0v40**	D3										COM11	COM4
D6COM1COM1D7DCOM0COM0D8DCOM1COM1D2DCOM1COM1D4DCOM1COM1D5DCOM1COM1D6DDCOM1COM1D7Display area 1Unavailable areaCOM1COM1D7Display area 1Unavailable areaCOM1COM2D04DCOM1COM3COM1COM1DCOM1COM3COM1COM1COM1COM1COM3COM1D0DCOM1COM3COM1D1DCOM1COM3COM1D1DCOM1COM3COM1D1COM1COM3COM1COM3D1DCOM1COM3COM1D1DCOM1COM3COM1D1DCOM1COM1COM3D1DCOM1COM1COM1D1DCOM1COM1COM1D1DDCOM1COM1D2Unused areaCCCD2Unused areaCCCD3OCOM1CCD4DCCCD3CCCCD4DCCCD5CCCCD4DCCCD5CCC </td <td>0849**</td> <td>D4</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>COM12</td> <td>COM3</td>	0849**	D4										COM12	COM3
01020000000000000000000000000000000000		D5										COM13	COM2
0x4a** 0 COM0 COM15 0x4a** 0 0 COM1 COM14 0x4 0 0 COM15 COM16 COM12 0x4 0 0 D COM16 COM11 COM4 COM11 COM4 COM11 COM4 COM11 COM4 COM11 COM5 COM10 COM5 COM10 COM5 COM10 COM5 COM10 COM6 COM12 COM6 COM11 COM6 COM11 COM6 COM10 COM6 COM11 COM6 COM11 COM6 COM10 COM6 COM11 COM6 COM11 COM6 COM11 COM6 COM11 COM6 COM11 COM6 COM11 COM11 <t< td=""><td></td><td>D6</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>COM14</td><td>COM1</td></t<>		D6										COM14	COM1
0x4a** 0 COM1 COM1 0x4a** 0 COM1 COM2 COM3 0x4a** 0 0 COM3 COM2 COM3 0x6 0 0 COM1 COM3 COM2 COM3 0x6 0 0 0 COM3 COM4		D7										COM15	COM0
0x4a** 02 COM2 COM13 0x4 03 COM4 COM12 056 0 COM5 COM10 07 Display area 1 Unavailable area COM8 COM7 COM8 0x4b** 01 D COM5 COM10 COM6 COM9 COM6 COM9 COM6 COM9 COM10 COM6 COM9 COM10 COM6 COM10 COM6 COM11 COM10 COM10 COM11 COM10 COM11		D0										COM0	COM15
0x4a**03		D1										COM1	COM14
0x4a**D4COM4COM11D5COM5COM9D6Unavailable areaCOM6COM7D7Display area 1Unavailable areaCOM6COM7D0D1COM5COM11COM6D2COM11COM6COM10COM10D3COM11COM11COM10COM10D4COCOM11COM11COM11D5COM11COM11COM11COM10D6COCOM11COM11COM11D7COCOM11COM11COM11D1COCOM11COM11COM11D2COCOM11COM11COM11D4COCOM11COM11COM11D4COCOCOM11COM11D4COCOCOCOD4COCOCOCOD4COCOCOCOD5COCOCOCOD4COCOCOCOD5COCOCOCOD4COCOCOCOD5COCOCOCOD5COCOCOCOD5COCOCOCOD6COCOCOCOD5COCOCOCOD5COCOCOCOD6COCOCOCOD5COCOCOCO<		D2										COM2	COM13
D4 COM4 COM11 D5 COM5 COM10 D7 D0 COM7 COM8 D1 COM6 COM10 COM6 D2 COM10 COM10 COM10 D3 COM10 COM10 COM10 COM10 D4 COM10 COM10 COM10 COM10 COM10 D3 COM10 COM10 COM10 COM10 COM10 COM10 D4 COM10 COM11 COM10 COM11 COM11 <td>0.40.00</td> <td>D3</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>СОМЗ</td> <td>COM12</td>	0.40.00	D3										СОМЗ	COM12
D6 COM6 COM9 D0 COM8 COM7 COM8 D1 COM6 COM9 COM8 COM9 COM8 COM9 COM8 COM9 COM9 COM8 COM9 COM8 COM9 COM11 COM10 COM10 COM10 COM11	0x4a**	D4										COM4	COM11
D0COM7COM8D0COM8COM9<		D5										COM5	COM10
D0 D1 D2 D3 D4 D4 D4 D5 D6 D7 D0 D1 D2 D4 D5 D6 D7 D0 D1 D7 COM8 COM1 COM9 COM6 COM1 COM1 COM1 COM1 COM1 COM1 COM1 COM1		D6				(area 1			COM6	COM9			
b0 area COM8 COM7 D1 D1 COM8 COM9 COM6 D2 D2 COM1 COM1 COM3 D3 D2 COM1 COM3 COM1 COM3 D4 D2 F COM1 COM3		D7			Dicolo			Line	ovoilob		COM7	COM8	
D1 COM9 COM6 D2 COM10 COM10 COM10 D3 COM10 COM10 COM10 COM10 D4 D4 COM10		D0			Display	y alea I					IDIE	COM8	COM7
0x4b** D3 COM11 COM14 D4 COM12 COM3 D5 COM14 COM12 COM3 D6 COM14 COM14 COM14 D7 COM15 COM10 COM14 D7 COM16 COM14 COM14 COM14 D7 COM16 COM16 COM14 COM14 COM14 COM15 D7 D COM16 COM16 <td< td=""><td></td><td>D1</td><td></td><td></td><td></td><td></td><td>- B</td><td></td><td>alea</td><td></td><td>COM9</td><td>COM6</td></td<>		D1					- B		alea		COM9	COM6	
0x4b** D4 COM12 COM3 D5 COM14 COM14 COM14 D6 COM15 COM16 COM16 D7 COM16 COM15 COM15 D7 COM17 COM15 COM16 D7 COM16 COM16 COM16 COM17 D7 COM17 COM16 COM16 COM17 D7 COM16 COM16 COM16 COM17 D7 COM17 COM16 COM17 COM16 D7 D1 Frequencing Frequencing Frequencing Frequencing D8 COM16 COM17 COM17 Frequencing Frequencing Frequencing 0x40** D1 Com17 Com18 Frequencing Frequencing Frequencing 0x40*** D1 Com18 Frequencing Frequencing Frequencing Frequencing Frequencing 0x40*** D1 Frequencing Frequencing Frequencing Frequencing Frequencing Frequencing 0x40*** D2 Frequencing <t< td=""><td></td><td>D2</td><td></td><td></td><td></td><td colspan="3"></td><td></td><td></td><td>COM10</td><td>COM5</td></t<>		D2									COM10	COM5	
D4 COM12 COM3 D5 COM13 COM2 D6 COM1 COM1 D7 COM1 COM1 D1 COM1 COM1 D2 COM1 COM1 D4 F COM1 COM1 D7 F COM1 COM1 D4 F F F D5 F F F D4 F F F D5 F F F D6 F F F D7 Unused area F F D7 Unused area F F D7 Unused area F F D4 F F F D4 F F F D4 F F F D5 F F F D6 F F F D7 F F F D8 F F F D6	Ovthese	D3										COM11	COM4
D6 COM14 COM14 COM15 D7 COM14 COM15 COM16 D7 D7 F F F F D7 D7 F	0x4D**	D4										COM12	COM3
07 COM15 COM01 08 08 08 08 01 02 08 08 03 04 08 08 04 05 08 08 05 08 08 08 04 05 08 08 05 08 08 08 06 08 08 08 074 08 08 08 08 08 08 08 09 08 08 08 0944** 08 08 08 0944** 08 08 08 094 08 08 08 094 08 08 08 094 08 08 08 094 08 08 08 094 08 08 08 094 08 08 08 095 08 08 08 096 08 08 08 097 <td></td> <td>D5</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>COM13</td> <td>COM2</td>		D5										COM13	COM2
D0 D1 D2 D3 D4 D5 D6 D7 D7 Unused area D7 Unused area D7 Unused area D7 Unused area D8 Unused area D7 Unused area D8 Unused area D7 Unused area D8 Unused area D1 Unused area D2 Unused area D3 Unused area D4 Unused area D5 Unused area D6 Unused area D7 Unused area D8 Unused area D4 Unused area D5 Unused area D4 Unused area D5 Unused area D6 Unused area D7 Unused area D8 Unused area D7 Unused area U1 Unused area U2 Unused area U3 Unused area U4		D6										COM14	COM1
D1 D2 D3 D4 D5 D6 D7 Unused area D7 D7 D7 D8 D7 D8 D9 D1 D1 D2 D3 D4 D5 D7 D8 D9 D1 D2 D3 D4 D5 D6 D7 SEGREV=1 SEG3		D7										COM15	COM0
D2 D3 D3		D0											-
0x4c** 03 0x4b 04 0x5 05 0x6 07 0x7 Unused area 0x7 (general-pur>se memory) 0x4d** 04		D1											
0X4C** D4 D5 D6 D7 Unused area D7 D7 D8 D7 D8 D1 D2 D2 D2 D2 D3 D4 D5 D6 D7 D8 D9 D1 D2 D3 D4 D5 D6 D7 SEGREV=1 SEG3 SEG32		D2											
D4 D5 D6 D7 Unused area D7 Unused area D1 D2 D3 D4 D5 D4 D5 D4 D5 D5 D6 D7 D8 D9 D1 <t< td=""><td>0140</td><td>D3</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>	0140	D3											
D6 D7 Unused area D7 (general-pur)>se memory) D1 (general-pur) D2 - D2 - D3 - D4 - D5 - D6 - D7 - D8 - D9 - D1 - D2 - D4 - D5 - D6 - D7 - SEGREV=1 SEG3 SEG3 -	0846**	D4											
D7 Unused area D0 (general-pur)ose memory) D1		D5											
D0 (general-purpose memory) D1 D1 D2 D3 D4 D4 D5 D5 D6 D7 SEGREV = 1 SEG3 SEG32 SEG32		D6											
D1 L3 D2 L3 D3 L4 D4 L5 D5 L5 D6 L5 D6 L5 D7 SEGREV = 1		D7			Unuse	ed area							
D2 D2 D3 D3 D4 D4 D5 D6 D6 D7 SEGREV = 1 SEG3 SEG32 SEG63		D0		(gene	eral-purp	ose mei	mory)						
0X4d** D3		D1											
0x4d** D4 D5 D6 D7 SEGREV = 1 SEG0 ··· SEG31 SEG32 ··· SEG63		D2											
D4 D5 D6 D7 SEGREV = 1 SEG0 ···· SEG31 SEG32 ··· SEG63	0v/d**	D3											
D6 D7 SEGREV = 1 SEG3 SEG32 SEG63	0840**	D4											
D7 SEGREV = 1 SEG3 SEG32 SEG63		D5											
SEGREV = 1 SEG0 ··· SEG31 SEG32 ··· SEG63		D6											
		D7											
SEGREV = 0 SEG63 ··· SEG32 SEG31 ··· SEG0			SEG0									-	
	SEGRE	V = 0	SEG63		SEG32	SEG31		SEG0	J				

Figure 19.5.2 Display memory map (with 1/16 duty selected)

Address	Bit	Address (lower 8 bits) 0x00 0x1f 0x20 0x3f 0x40 0xff	COMREV = 1	COMREV = 0
	D0		COM0	= 0 COM7
0x48**	D1		COM1	COM6
	D2		COM2	COM5
	D3		COM3	COM4
	D4	Display area 0	COM4	COM3
	D5		COM5	COM2
	D6		COM6	COM1
	D7		COM7	COM0
	D0		COM0	COM7
	D1		COM1	COM6
	D2		COM2	COM5
	D3		COM3	COM4
0x49**	D4	Display area 1	COM4	COM3
	D5		COM5	COM2
	D6		COM6	COM1
	D7		COM7	COM0
	D0			- 5
	D1			
0x4a**	D2			
	D3			
	D4			
	D5			
	D6			
	D7			
	D0	Unavailable		
	D1	area		
	D2			
	D3			
0x4b**	D4			
	D5			
	D6			
	D7	Unused area		
	D0	(general-purpose memory)		
	D1			
	D2			
	D3			
0x4c**	D4			
	D5			
	D6			
	D7			
	D0			
	D1			
	D2			
0x4d**	D3			
UX4U**	D4			
	D5			
	D6			
	D7		J	
SEGRE		SEG0 ··· SEG31 SEG32 ··· SEG63	-	
SEGRE	I = 0	SEG63 ··· SEG32 SEG31 ··· SEG0		



19.6 Display Control

19.6.1 Display On/Off

The LCD display state is controlled using DSPC[1:0]/LCD_DCTL register.

	1 3
DSPC[1:0]	LCD display
0x3	All off (static)
0x2	All on (dynamic)
0x1	Normal display
0x0	Display off
	(Default: 0x0)

Table 19.6.1.1 LCD Display Control

For normal display, set DSPC[1:0] to 0x1. Note that the clock must be supplied. (See Section 19.3.)

- Note: The LCD power supply may not generate the drive voltage normally if DSPC[1:0] is set to a value other than 0x0 before the clock is supplied to the LCD driver circuit. Make sure that DSPC[1:0] is set to 0x0 before starting the clock supply and alter DSPC[1:0] after the conditions listed below are all met.
 - 1. The LCD clock source oscillator is operating and the output clock is stabilized (oscillation start time and oscillation stabilization time have already been elapsed).
 - 2. The LCD clock settings have been finished.
 - 3. The LCD clock supply is enabled and the clock is fed into the LCD driver circuit.

If "Display off" is selected, the drive voltage supplied from the LCD system voltage regulator stops, and the Vci to Vc4 pins are all set to Vss level.

Since "All on" and "All off" directly control the driving waveform output by the LCD driver, display memory data is not altered. Common pins are set to dynamic drive for "All on" and to static drive for "All off." This function can be used to make the display flash on and off without altering the display memory.

DSPC[1:0] is reset to 0x0 (Display off) after an initial reset or when the slp instruction is executed.

19.6.2 LCD Contrast Adjustment

The LCD contrast can be adjusted to one of 16 levels using LC[3:0]/LCD_CADJ register. Contrast is adjusted by controlling the voltages Vc1 to Vc4 output by the internal LCD system voltage regulator.

LC[3:0]	Contrast				
Oxf	High (dark)				
0xe	<u>↑</u>				
:	:				
0x1	\downarrow				
0x0	Low (light)				

Table 19.6.2.1. I CD Contrast Adjustment

(Default: 0x7)

LC[3:0] is set to 0x7 after an initial reset. Initialization via software is required to achieve the required contrast.

19.6.3 Inverted Display

The LCD display can be inverted (black/white inversion) using merely control bit manipulation, without changing the display memory. Setting DSPREV/LCD_DCTL register to 0 inverts the display; setting to 1 returns the display to normal status.

Note that the display will not be inverted if "All off" is selected using DSPC[1:0]. The display will be inverted when "All on" is selected.

19.6.4 Gray-Scale Display Control

The LCD driver includes a function for generating an interrupt in each frame. This interrupt can be used to produce gray-scale display by turning pixels on or off.

Since the actual gray scale display will vary depending on LCD panel characteristics, adjust the frame frequency and the frame intervals for turning pixels on and off to improve the display quality.

For more information on frame interrupts, see Section 19.7.

19.7 LCD Interrupt

The LCD module includes a function for generating interrupts using the frame signal.

Frame interrupt

This cause of interrupt occurs every frame and sets the interrupt flag FRMIF/LCD_IFLG register in the LCD module to 1. See Figures 19.4.2.1 to 19.4.2.3 for interrupt timings.

To use this interrupt, set FRMIE/LCD_IMSK register to 1. When FRMIE is set to 0 (default), interrupt requests for this interrupt cause are not sent to the interrupt controller (ITC).

If FRMIF is set to 1 while FRMIE is set to 1 (interrupt enabled), the LCD module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the LCD module interrupt flag FRMIF must be reset in the interrupt handler routine after an LCD interrupt has occurred.
 - To prevent unwanted interrupts, FRMIF should be reset before enabling LCD interrupts with FRMIE.

19.8 Control Register Details

Address		Register name	Function								
0x5063	LCD_CLK	LCD Clock Select Register	Selects the LCD clock.								
0x50a0	LCD_DCTL	LCD Display Control Register	Controls the LCD display.								
0x50a1	LCD_CADJ	LCD Contrast Adjustment Register	Controls the contrast.								
0x50a2	LCD_CCTL	LCD Clock Control Register	Controls the LCD drive duty.								
0x50a3	LCD_VREG	LCD Voltage Regulator Control Register	Controls the LCD drive voltage regulator.								
0x50a5	LCD_IMSK	LCD Interrupt Mask Register	Enables/disables interrupts.								
0x50a6	LCD_IFLG	LCD Interrupt Flag Register	Indicates/resets interrupt occurrence status.								

Table 19.8.1 List of LCD Registers

The LCD module registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

LCD Clock Select Register (LCD_CLK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
LCD Clock	0x5063	D7	-	reserved	-		-	-	0 when being read.
Select Register	(8 bits)	D6–4	LCKDV[2:0]	LCD clock division ratio select	LCKDV[2:0]	Division ratio	0x0	R/W	When the clock
(LCD_CLK)					0x7–0x5	reserved]		source is IOSC or
					0x4	1/512			OSC3
					0x3	1/256			
					0x2	1/128			
					0x1	1/64			
					0x0	1/32			
		D[3:2]	LCKSRC	LCD clock source select	LCKSRC[1:0]	Clock source	0x1	R/W	
			[1:0]		0x3	reserved	1		
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	LCKEN	LCD clock enable	1 Enable	0 Disable	0	R/W	

D[6:4] LCKDV[2:0]: LCD Clock Division Ratio Select Bits

Selects the division ratio when IOSC or OSC3 is selected as the LCD clock source.

LCKDV[2:0]	Division ratio							
0x7–0x5	Reserved							
0x4	1/512							
0x3	1/256							
0x2	1/128							
0x1	1/64							
0x0	1/32							

Table 19.8.2 IOSC/OSC3 Division Ratio Selection

(Default: 0x0)

No division ratio needs to be selected if OSC1 is selected as the LCD clock source.

D[3:2] LCKSRC: LCD Clock Source Select Bit

Selects the LCD clock source.

Clock source							
reserved							
OSC3							
OSC1							
IOSC							

Table 19.8.3 Clock Source Selection

(Default: 0x1)

D1 Reserved

D0 LCKEN: LCD Clock Enable Bit

Enables or disables the LCD clock supply to the LCD driver. 1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The LCKEN default setting is 0, which stops the clock. Setting LCKEN to 1 feeds the clock selected as above to the LCD driver. If no LCD display is required, stop the clock to reduce current consumption.

LCD Display Control Register (LCD_DCTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
LCD Display	0x50a0	D7	SEGREV	Segment output assignment control	1	Normal	0	Reverse	1	R/W	
Control Register	(8 bits)	D6	COMREV	Common output assignment control	1	Normal	0	Reverse	1	R/W	
(LCD_DCTL)		D5	DSPAR	Display memory area control	1	Area 1	0	Area 0	0	R/W	
		D4	DSPREV	Reverse display control	1	Normal	0	Reverse	1	R/W	
		D3–2	-	reserved	_			-	-	0 when being read.	
		D1–0	DSPC[1:0]	LCD display control		DSPC[1:0]		Display	0x0	R/W	
						0x3		All off			
						0x2		All on			
						0x1	No	ormal display			
						0x0		Display off			

D7 SEGREV: Segment Output Assignment Control Bit

Inverts memory assignments for SEG pins. 1 (R/W): Normal (default) 0 (R/W): Inverted

When SEGREV is set to 1 (default), memory addresses are assigned to SEG pins in ascending order. When SEGREV is set to 0, memory addresses are assigned to SEG pins in descending order. (See Figures 19.5.1 to 19.5.3.)

D6 COMREV: Common Output Assignment Control Bit

Inverts memory assignments for COM pins. 1 (R/W): Normal (default) 0 (R/W): Inverted When COMREV is set to 1 (default), memory bits are assigned to COM pins in ascending order. When COMREV is set to 0, memory bits are assigned to COM pins in descending order. (See Figures 19.5.1 to 19.5.3.)

D5 DSPAR: Display Memory Area Control Bit

Selects the display area when driving the LCD in 1/24 or 1/16 duty.

1 (R/W): Display area 1

0 (R/W): Display area 0 (default)

Selects which of the two display areas reserved in the display memory is displayed when driving the LCD in 1/24 or 1/16 duty. Setting DSPAR to 0 selects display area 0; setting to 1 selects display area 1. See Figures 19.5.1 to 19.5.3 for the display areas.

D4 DSPREV: Reverse Display Control Bit

Inverts (negative display) the LCD display.

1 (R/W): Normal display (default)

0 (R/W): Inverted display

Setting DSPREV to 0 inverts the LCD panel display; setting to 1 returns the display to normal status. This operation does not affect the contents of the display memory.

D[3:2] Reserved

D[1:0] DSPC[1:0]: LCD Display Control Bits

Controls the LCD display.

Table 19.8.4 LCD Display Control							
LCD display							
All off (static)							
All on (dynamic)							
Normal display							
Display off							

Table 19.8.4 LCD Display Control

(Default: 0x0)

For normal display, set DSPC[1:0] to 0x1. Note that the clock must be supplied. (See Section 19.3.)

If "Display off" is selected, the drive voltage supplied from the LCD system voltage regulator stops, and the V $_{C1}$ to V $_{C4}$ pins are all set to Vss level.

Since "All on" and "All off" directly control the driving waveform output by the LCD driver, display memory data is not altered. Common pins are set to dynamic drive for "All on" and to static drive for "All off." This function can be used to make the display flash on and off without altering the display memory.

DSPC[1:0] is reset to 0x0 (Display off) after an initial reset or when the slp instruction is executed.

LCD Contrast Adjustment Register (LCD_CADJ)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
LCD Contrast	0x50a1	D7–4	-	reserved	-		-	-	0 when being read.
Adjustment	(8 bits)	D3–0	LC[3:0]	LCD contrast adjustment	LC[3:0]	Display	0x7	R/W	
Register				-	0xf	Dark			
(LCD_CADJ)					:	:			
					0x0	Light			

D[7:4] Reserved

D[3:0] LC[3:0]: LCD Contrast Adjustment Bits

Adjusts the LCD contrast by controlling voltages V_{C1} to V_{C4} output by the internal LCD system voltage regulator.

LC[3:0]	Contrast
Oxf	High (dark)
0xe	\uparrow
:	:
0x1	\downarrow
0x0	Low (light)

Table 19.8.5 LCD Contrast Adjustment

(Default: 0x7)

LC[3:0] is set to 0x7 after an initial reset. Initialization via software is required to achieve the required contrast.

LCD Clock Control Register (LCD_CCTL)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
LCD Clock Control Register	0x50a2 (8 bits)	D7–4	FRMCNT[3:0]	Frame frequency control	$FRMCNT[3:0] = \frac{f_{LCLK} \times duty}{4 \times f_{LFR}} - 1$		0x3	R/W	
(LCD_CCTL)		D3–2	-	reserved			-	-	0 when being read.
		D1–0	LDUTY[1:0]	LCD duty select	LDUTY[1:0]	Duty	0x3	R/W	
					0x3	1/24			
					0x2	reserved			
					0x1	1/16			
					0x0	1/8			

D[7:4] FRMCNT[3:0]: Frame Frequency Control Bits

Sets the Frame frequency.

The LCD driver generates the frame signal by dividing LCLK. FRMCNT[3:0] is used to select the clock division ratio. The frame frequency is calculated by the equation shown below.

Frame frequency $[Hz] = \frac{f_{LCLK}}{4 \times (FRMCNT + 1)} \times LCD$ drive duty f_{LCLK: LCLK frequency [Hz] FRMCNT: FRMCNT[3:0] setting (0 to 15) LCD drive duty: 1/24, 1/16, or 1/8

D[3:2] Reserved

D[1:0] LDUTY[1:0]: LCD Duty Select Bits

Selects the drive duty.

Table 19.8.6	Drive Duty Settings

LDUTY[1:0]	Duty	Valid common pins	Valid segment pins	Max. number of display pixels
0x3	1/24	COM0 to COM23	SEG0 to 55	1,344 pixels
0x2	Reserved	-	-	-
0x1	1/16	COM0 to COM15	SEG0 to 63	1,024 pixels
0x0	1/8	COM0 to COM7	SEG0 to 63	512 pixels

(Default: 0x3)

LCD Voltage Regulator Control Register (LCD_VREG)

Register name	Address	Bit	Name	Function	Set	ing	Init.	R/W	Remarks
LCD Voltage	0x50a3	D7–5	-	reserved	-	-	-	-	0 when being read.
Regulator	(8 bits)	D4	LHVLD	LCD heavy load protection mode	1 On	0 Off	0	R/W	
Control Register		D3–1	-	reserved	-	-	- 1	-	0 when being read.
(LCD_VREG)		D0	VCSEL	Vc reference voltage select	1 VC2	0 Vc1	0	R/W	

For more information on the control bit, see "LCD Voltage Regulator Control Register (LCD_VREG)" in the "Power Supply" chapter.

LCD Interrupt Mask Register (LCD_IMSK)

Register name	Address	Bit	Name	Function		Sett	ing	Init.	R/W	Remarks
LCD Interrupt	0x50a5	D7–1	-	reserved		_	-	-	-	0 when being read.
Mask Register	(8 bits)									
(LCD_IMSK)		D0	FRMIE	Frame signal interrupt enable	1	Enable	0 Disable	0	R/W	

19 LCD DRIVER (LCD)

D[7:1] Reserved

D0 FRMIE: Frame Signal Interrupt Enable Bit

Enables or disables frame interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting FRMIE to 1 enables LCD interrupt requests to the ITC. Setting to 0 disables interrupts.

LCD Interrupt Flag Register (LCD_IFLG)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
LCD Interrupt	0x50a6	D7–1	-	reserved	-	-	-	-	0 when being read.
Flag Register	(8 bits)								
(LCD_IFLG)		D0	FRMIF	Frame signal interrupt flag	1 Occurred	0 Not occurred	0	R/W	Reset by writing 1.

D[7:1] Reserved

D0 FRMIF: Frame Signal Interrupt Flag Bit

Indicates the frame interrupt cause occurrence status.

1 (R): Cause of interrupt has occurred

- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

FRMIF is set to 1 at the frame signal rising edge. FRMIF is reset to 0 by writing 1.

20 A/D Converter (ADC10)

20.1 ADC10 Module Overview

The S1C17711 includes an A/D converter (ADC10) that converts analog input signals into 10-bit digital values. The following shows the features of the ADC10 module:

• Conversion method:	Successive approximation type
• Resolution:	10 bits
• Input channels:	Max. 8 channels
• A/D conversion clock:	Max. 2 MHz
• Sampling rate:	fadclk/13 to fadclk/20 [sps] (fadclk: A/D conversion clock frequency)
• Analog input voltage range:	Vss to $AVDD$ (= VDD)
Sampling & hold circuit included	
Supports two conversion modes:	One-time conversion mode (for single channel or multi-channels) Continuous conversion mode (for single channel or multi-channels, terminated with software)
• Supports three conversion triggers:	Software trigger External trigger (input from the #ADTRG pin) T16 Ch.1 underflow trigger

• The conversion results can be read as 16-bit data with the 10-bit converted data aligned to left or right.

• Two types of interrupts can be generated: Conversion completion interrupt

Conversion data overwrite error interrupt

Figure 20.1.1 shows the ADC10 configuration.



Figure 20.1.1 A/D Converter Configuration

20.2 ADC10 Input Pins

Table 20.2.1 lists the ADC10 input pins.

Table 20.2.1 List of ADC to input Pins				
Pin name	I/O	Qty	Function	
AIN[7:0]	I		Analog signal input pins AIN0 (Ch.0) to AIN7 (Ch.7) (see Note below) Input the analog signals to be A/D converted. The analog input voltage AVIN must be within the range of Vss \leq AVIN \leq AVDD (= VDD).	
#ADTRG	I	1	External trigger input pin Input a trigger signal to start A/D conversion from an external source.	
AVDD	-	1	Analog power-supply pin (AVDD = VDD) Always supply the VDD voltage even if the A/D converter is not used.	

Table 20.2.1 List of ADC10 Input Pins

Note: The pins go to high impedance status when the port function is switched.

The A/D converter input pins (AIN[7:0], #ADTRG) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as A/D converter input pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

20.3 A/D Converter Settings

Make the following settings before starting A/D conversion.

- (1) Set the analog input pins. See Section 20.2.
- (2) Set the A/D conversion clock.
- (3) Select the A/D conversion start and end channels.
- (4) Select the A/D conversion mode.
- (5) Select the A/D conversion trigger source.
- (6) Set the sampling time.
- (7) Select the conversion result storing mode.
- (8) When using A/D converter interrupts, set interrupt conditions. See Section 20.5.
- **Note**: Make sure the A/D converter is disabled (ADEN/ADC10_CTL register = 0) before changing the above settings. Changing the settings while the A/D converter is enabled may cause a malfunction.

20.3.1 A/D Conversion Clock Setting

To use the A/D converter, the clock used in the A/D converter must be supplied by turning on the peripheral module clock (PCLK) output from the clock generator (CLG). For more information on clock control, see the "Clock Generator (CLG)" chapter.

The A/D conversion is generated by dividing PCLK. The division ratio can be selected from the 15 types shown in Table 20.3.1.1 using ADDF[3:0]/ADC10_CLK register.

Note: For the A/D conversion clock frequency range that can be used for this A/D converter, see "A/D Converter Characteristics" in the "Electrical Characteristics" chapter.

ADDF[3:0]	Division ratio
Oxf	Reserved
0xe	1/32768
Oxd	1/16384
Охс	1/8192
0xb	1/4096
0xa	1/2048
0x9	1/1024
0x8	1/512
0x7	1/256
0x6	1/128
0x5	1/64
0x4	1/32
0x3	1/16
0x2	1/8
0x1	1/4
0x0	1/2

(Default: 0x0)

20.3.2 Selecting A/D Conversion Start and End Channels

Select the channel in which the A/D conversion is to be performed from among the pins (channels) that have been set for analog input. To enable A/D conversions in multiple channels to be performed successively through one convert operation, specify the conversion start and conversion end channels using ADCS[2:0]/ADC10_TRG register and ADCE[2:0]/ADC10_TRG register, respectively.

Table 20.0.2.1 The attention of pottween Aboot Aboot and input on annelo					
ADCS[2:0]/ADCE[2:0]	Channel selected				
0x7	AIN7				
0x6	AIN6				
0x5	AIN5				
0x4	AIN4				
0x3	AIN3				
0x2	AIN2				
0x1	AIN1				
0x0	AINO				

Table 20.3.2.1 Relationship between ADCS/ADCE and Input Channels

(Default: 0x0)

Example: Operation of one A/D conversion

ADCS[2:0] = 0, ADCE[2:0] = 0

Converted only in AIN0

ADCS[2:0] = 0, ADCE[2:0] = 3

Converted in the following order: AIN0→AIN1→AIN2→AIN3

```
ADCS[2:0] = 2, ADCE[2:0] = 1
```

Converted in the following order: AIN2 \rightarrow AIN3 \rightarrow AIN4 \rightarrow AIN5 \rightarrow AIN6 \rightarrow AIN7 \rightarrow AIN0 \rightarrow AIN1

20.3.3 A/D Conversion Mode Setting

The A/D converter provides two conversion modes that can be selected using ADMS/ADC10_TRG register: one-time conversion mode and continuous conversion mode.

1. One-time conversion mode (ADMS = 0)

The A/D converter performs A/D conversion for all analog inputs within the range from the start channel specified by ADCS[2:0]/ADC10_TRG register to the end channel specified by the ADCE[2:0]/ADC10_TRG register once and then stops automatically.

2. Continuous conversion mode (ADMS = 1)

The A/D converter repeatedly performs A/D conversion for the channels in the range specified by ADCS[2:0] and ADCE[2:0] until stopped with software.

At initial reset, the A/D converter is set to one-time conversion mode.

20.3.4 Trigger Selection

Select a trigger source to start A/D conversion from among the three types listed in Table 20.3.4.1 using ADTS[1:0]/ ADC10_TRG register.

ADTS[1:0]	Trigger source					
0x3	External trigger (#ADTRG)					
0x2	Reserved					
0x1	16-bit timer Ch.1					
0x0	Software trigger					
	(Default: 0x0)					

(Default: 0x0)

1. External trigger (#ADTRG)

The signal input to the #ADTRG pin is used as a trigger. To use this trigger source, the I/O port pin must be configured for the #ADTRG input using the port function select bit (see the "I/O Ports (P)" chapter). An A/D conversion starts when a falling edge of the #ADTRG signal is detected.

Note: When using an external trigger to start A/D conversion, ensure to maintain the Low period of the trigger signal input to the #ADTRG pin for two or more S1C17 Core operating clock cycles.

2. 16-bit timer (T16) Ch.1

The underflow signal of T16 Ch.1 is used as a trigger. Since the T16 underflow cycle can be programmed with flexibility, this trigger source is effective when periodic A/D conversions are required. For more information on timer settings, see the "16-bit Timers (T16)" chapter.

3. Software trigger

Writing 1 to ADST/ADC10_CTL register with software serves as a trigger to start A/D conversion.

20.3.5 Sampling Time Setting

The analog signal input sampling time in this A/D converter can be configured to eight steps (two to nine A/D conversion clock cycles) using ADST[2:0]/ADC10_TRG register.

Table 20.3.3.1 Sall	ipiling fille Settings
ADST[2:0]	Sampling time
ADST[2:0]	(in A/D conversion clock cycles)
0x7	9 cycles
0x6	8 cycles
0x5	7 cycles
0x4	6 cycles
0x3	5 cycles
0x2	4 cycles
0x1	3 cycles
0x0	2 cycles
	(Default: 0x7)

Table 20.3.5.1	Sampling Time Settings
10016 20.0.0.1	Sampling nine Settings

The sampling time must satisfy the acquisition time condition (tACO, time required for acquiring input voltage). Figure 20.3.5.1 shows an equivalent circuit of the analog input portion.



Figure 20.3.5.1 Equivalent Circuit of Analog Input Portion

Determine fADCLK and ADST[2:0] settings to satisfy the expression below.

 $t_{ACO} = 8 \times (Rs + R_{AIN}) \times C_{AIN}$ (See "Electrical Characteristics" for the RAIN and CAIN values.)

 $\frac{1}{f_{ADCLK}}$ × (Number of clock cycles set by ADST[2:0]) > tacq

fADCLK: A/D conversion clock frequency [Hz]

The following shows the relation between sampling time and sampling rate.

fADCLK

Sampling rate [sps] = -Number of clock cycles set by ADST[2:0] + 11

20.3.6 Setting Conversion Result Storing Mode

The A/D converter loads the 10-bit conversion results into ADD[15:0]/ADC10_ADD register (16-bit register) after an A/D conversion has completed. At this time, the 10-bit conversion results are aligned in the 16-bit register according to the conversion result storing mode set with STMD/ADC10_TRG register either as the high-order 10 bits (left justify mode) or the low-order 10 bits (right justify mode). The remaining six bits are all set to 0.

ADD bit	15		10	9		6	5		0
Left justify mode (STMD = 1)	(MSB)	10-b	it conve	ersion resu	ults	(LSB)	0		0
Right justify mode (STMD = 0)	0		0	(MSB)	10-	sults	(LSB)		
Figure 20.3.6.1. Conversion Data Alignment									

Figure 20.3.6.1 Conversion Data Alignment

20.4 A/D Conversion Control and Operations

The A/D converter should be controlled in the sequence shown below.

1. Activate the A/D converter.

2. Start A/D conversion.

3. Read the A/D conversion results.

4. Terminate A/D conversion.

20.4.1 Activating A/D Converter

After the settings described in Section 20.3 have been completed, write 1 to ADEN/ADC10_CTL register to enable the A/D converter. The A/D converter is thereby ready to accept a trigger to start A/D conversion. To set up the A/D converter again, or when the A/D converter is not used, ADEN must be set to 0.

20.4.2 Starting A/D conversion

The A/D converter starts A/D conversion when a trigger is input while ADEN is 1. When software trigger is selected, an A/D conversion starts by writing 1 to ADCTL/ADC10_CTL register.

The A/D converter accepts triggers from only the trigger source selected by ADTS[1:0]/ADC10_TRG register.

Once a trigger is input, the A/D converter starts sampling of the analog input signal and A/D conversion beginning with the conversion start channel selected by ADCS[2:0]/ADC10_TRG register.

The software trigger bit ADCTL functions as an A/D conversion status bit that goes 1 while A/D conversion is underway even if it has started by another trigger source. The channel in which conversion is underway can be identified by reading ADICH[2:0]/ADC10_CTL register.

20.4.3 Reading A/D Conversion Results

Upon completion of the A/D conversion in the start channel, the A/D converter loads the conversion results into ADD[15:0]/ADC10_ADD register and sets the conversion completion flag ADCF/ADC10_CTL register. If multiple channels are specified using ADCS[2:0]/ADC10_TRG register and ADCE[2:0]/ADC10_TRG register, the A/D converter continues A/D conversions in the subsequent channels.

The results of A/D conversion are stored in ADD[15:0] each time conversion in one channel is completed. At the same time, a conversion completion interrupt can be generated, enabling to read out the converted data. If no conversion completion interrupt is used, read the conversion results from ADD[15:0] after confirming that ADCF is set to 1 indicating completion of conversion. ADCF is reset to 0 when ADD[15:0] is read.

When a single channel or multiple channels are being converted continuously, the conversion results must be read out from ADD[15:0] before the following conversion has completed. If the A/D conversion currently underway is completed while ADCF is set to 1 (before reading the previous conversion results), ADD[15:0] is overwritten and the overwrite error flag ADOWE/ADC10_CTL register is set to 1. At this time, a conversion data overwrite error interrupt can be generated. After the conversion results are read from ADD[15:0], ADOWE should be read to check whether the read data is valid or not. Or enable conversion data overwrite error interrupts and perform error handling using the interrupt. Once ADOWE is set, it will not be reset until software writes 1. Since ADCF is also set simultaneously with ADOWE, read out the converted data to reset ADCF.

Note: Occurrence of an overwrite error does not stop continuous conversion.

20.4.4 Terminating A/D Conversion

One-time conversion mode (ADMS = 0)

In one-time mode, the A/D converter performs A/D conversion within the channel range successively beginning with the conversion start channel specified by ADCS[2:0]/ADC10_TRG register and terminates once the conversion end channel specified by ADCE[2:0]/ADC10_TRG register has been completed. ADCTL/ADC10_CTL register is reset to 0 upon completion of the conversion sequence.

Continuous conversion mode (ADMS = 1)

In continuous conversion mode, the A/D converter repeatedly performs A/D conversion from the conversion start channel to the conversion end channel. The hardware does not stop the conversion sequence. To stop A/D conversion, write 0 to ADCTL. Since the conversion sequence is forcibly terminated, the results of the conversion then underway cannot be obtained. ADEN/ADC10_CTL register must be set to 0 after a forced termination.

20.4.5 Timing Charts



Figure 20.4.5.1 shows the operations of the A/D converter.

ADEN		
Trigger		
ADIBS	Ch.0 Ch.1 Ch.2	1
A/D operation	Sampling Conversion Sampling Conversion Sampling Conversion AIN0 AIN0 AIN1 AIN1 AIN1 AIN2 AIN2	,
ADD[15:0]	X AIN0 converted data XAIN1 converted data	AIN2 converted data
ADCF		ADD[15:0] is overwritten
Conversion result read	Clear	
ADOWE		
	<u>†</u> †	_ ↑
Interrupt request (2) Multi-o	channel (AIN0–AIN2) one-time conversion mode (ADCS = 0, ADCE = 2,	ADMS = 0)
ADEN		
Trigger	ſ	
ADIBS	0	is written to ADCTL stop conversion.
A/D operation	Sampling Conversion Sampling Conversion Sampling Conversion AIN0 AIN0 AIN0 AIN0 AIN0 AIN0 invalid	
ADD[15:0]	X AIN0 converted data XAIN0 converted data	
ADCF		
Conversion result read	↑ Clear ↑ Clear	
ADOWE		
-		
Interrupt request (3) Sing	le channel (AIN0) continuous conversion mode (ADCS = 0, ADCE = 0, Al	DMS = 1)
ADEN		
Trigger	Π	
ADIBS		is written to ADCTL stop conversion.
A/D operation	Sampling Conversion Sampling Conversion Conv	
ADD[15:0]	X AIN0 converted data XAIN1 converted data	
ADCF		
Conversion result read	↑Clear ↑Clear	
ADOWE		
	<u> </u>	
Interrupt request (4) Multi-cl	hannel (AIN0–AIN1) continuous conversion mode (ADCS = 0, ADCE = 1,	, ADMS = 1)
	Figure 20.4.5.1 A/D Converter Operations	·

20.5 A/D Converter Interrupts

The A/D converter includes a function for generating the following two different types of interrupts.

- Conversion completion interrupt
- Conversion data overwrite error interrupt

The A/D converter outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

Conversion completion interrupt

To use this interrupt, set ADCIE/ADC10_CTL register to 1. If ADCIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When A/D conversion in a channel has completed, the A/D converter sets ADCF/ADC10_CTL register to 1, indicating that the converted data can be read out. If conversion completion interrupts are enabled (ADCIE = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met.

You can inspect ADCF in the ADC10 interrupt handler routine to determine whether the ADC10 interrupt is attributable to a completion of conversion. If ADCF is 1, the converted data can be read out from ADD[15:0]/ ADC10_ADD register by the interrupt handler routine. The interrupt cause ADCF is reset to 0 by reading ADD[15:0] and this interrupt will not be generated until the subsequent conversion has completed.

Conversion data overwrite error interrupt

To use this interrupt, set ADOIE/ADC10_CTL register to 1. If ADOIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If the following A/D conversion has completed when ADD[15:0] has not been read (ADCF = 1), the A/D converter sets ADOWE/ADC10_CTL register to 1, indicating that ADD[15:0] is overwritten. If conversion data overwrite error interrupts are enabled (ADOIE = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met.

You can inspect ADOWE in the ADC10 interrupt handler routine to determine whether the ADC10 interrupt is attributable to an overwrite error. If ADOWE is 1, perform error handling by the interrupt handler routine. The interrupt cause ADOWE is reset to 0 by writing 1.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the ADCF/ADC10_CTL register and ADOWE/ADC10_CTL register must be reset in the interrupt handler routine after an ADC10 interrupt has occurred.
 - To prevent unwanted interrupts, reset ADCF and ADOWE before enabling interrupts with AD-CIE/ADC10_CTL register and ADOIE/ADC10_CTL register.

20.6 Control Register Details

Address		Register name	Function
Address	ļ		1 diletion
0x5380	ADC10_ADD	A/D Conversion Result Register	A/D converted data
0x5382	ADC10_TRG	A/D Trigger/Channel Select Register	Sets start/end channels and conversion mode.
0x5384	ADC10_CTL	A/D Control/Status Register	Controls A/D converter and indicates conversion status.
0x5386	ADC10_CLK	A/D Clock Control Register	Controls A/D converter clock.

Table 20.6.1 List of ADC10 Registers

The A/D converter registers are described in detail below. These are 16-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

A/D Conversion Result Register (ADC10_ADD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
A/D Conversion	0x5380	D15–0	ADD[15:0]	A/D converted data	0x0 to 0x3ff	0x0	R	
Result Register	(16 bits)			ADD[9:0] are effective when				
(ADC10_ADD)				STMD = 0 (ADD[15:10] = 0)				
				ADD[15:6] are effective when				
				STMD = 1 (ADD[5:0] = 0)				

D[15:0] ADD[15:0]: A/D Converted Data Bits

The A/D conversion results are stored. (Default: 0x0)

The data alignment in this 16-bit register (conversion result storing mode) can be selected using the STMD/ADC10_TRG register.

ADD bit	15		10	9		6	5		0
Left justify mode (STMD = 1)	(MSB)	10-b	it conve	ersion resi	ults	(LSB)	0		0
Right justify mode (STMD = 0)	0		0	(MSB) 10-bit conversion results				sults	(LSB)

Figure 20.6.1 Conversion Data Alignment

This register is a read-only, so writing to this register is ignored.

A/D Trigger/Channel Select Register (ADC10_TRG)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
A/D Trigger/	0x5382	D15-14	-	reserved		-		-	0 when being read.
Channel Select	(16 bits)	D13–11	ADCE[2:0]	End channel select	0x0	to 0x7	0x0	R/W	
Register		D10-8	ADCS[2:0]	Start channel select	0x0	to 0x7	0x0	R/W	
(ADC10_TRG)		D7	STMD	Conversion result storing mode	1 ADD[15:6]	0 ADD[9:0]	0	R/W	
		D6	ADMS	Conversion mode select	1 Continuous	0 Single	0	R/W	
		D5–4	ADTS[1:0]	Conversion trigger select	ADTS[1:0]	Trigger	0x0	R/W	
					0x3	#ADTRG pin			
					0x2	reserved			
					0x1	T16 Ch.1			
					0x0	Software			
		D3	-	reserved		-	-		0 when being read.
		D2–0	ADST[2:0]	Sampling time setting	ADST[2:0]	Sampling time	0x7	R/W	
					0x7	9 cycles			
					0x6	8 cycles			
					0x5	7 cycles			
					0x4	6 cycles			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
				l	0x0	2 cycles			

D[15:14] Reserved

D[13:11] ADCE[2:0]: End Channel Select Bits

Sets the conversion end channel with a channel number from 0 to 7. (Default: 0x0 = AIN0) Analog inputs can be A/D-converted continuously from the channel set by ADCS[2:0] to the channel set by ADCE[2:0] in one A/D conversion. If only one channel is to be A/D converted, set the same channel number in both ADCS[2:0] and ADCE[2:0].

ADCS[2:0]/ADCE[2:0]	Channel selected
0x7	AIN7
0x6	AIN6
0x5	AIN5
0x4	AIN4
0x3	AIN3
0x2	AIN2
0x1	AIN1
0x0	AINO
	(Default: 0x0)

Table 20.6.2 Relationship between ADCS/ADCE and Input Channels

(Default: 0x0)

D[10:8] ADCS[2:0]: Start Channel Select Bits

Sets the conversion start channel with a channel number from 0 to 7. (Default: 0x0 = AIN0)

D7 STMD: Conversion Result Storing Mode Bit

Selects the data alignment when the conversion results are loaded into ADD[15:0]. 1 (R/W): Left justify mode (10-bit conversion results \rightarrow ADD[15:6], ADD[5:0] = 0) 0 (R/W): Right justify mode (10-bit conversion results \rightarrow ADD[9:0], ADD[15:10] = 0) (default)

D6 ADMS: Conversion Mode Select Bit

Selects an A/D conversion mode.

1 (R/W): Continuous conversion mode

0 (R/W): One-time conversion mode (default)

Writing 1 to ADMS sets the A/D converter to continuous conversion mode. In this mode, A/D conversions in the range of the channels selected by ADCS[2:0] and ADCE[2:0] are executed continuously until stopped with software.

When ADMS is 0, the A/D converter operates in one-time conversion mode. In this mode, A/D conversion is terminated after all inputs in the range of the channels selected by ADCS[2:0] and ADCE[2:0] have been converted once.

D[5:4] ADTS[1:0]: Conversion Trigger Select Bits

Selects a trigger source to start A/D conversion.

Table 20.6.3 Trigger Selection							
ADTS[1:0]	Trigger source						
0x3	External trigger (#ADTRG)						
0x2	Reserved						
0x1	16-bit timer Ch.1						
0x0	Software trigger						

(Default: 0x0)

When an external trigger is used, the #ADTRG pin must be configured in advance using the port function select bit (see the "I/O Ports (P)" chapter). A/D conversion is started when a falling edge of the #ADTRG signal is detected.

When 16-bit timer (T16) Ch.1 is used, since its underflow signal serves as a trigger, set the underflow cycle and other conditions for the timer.

D3 Reserved

D[2:0] ADST[2:0]: Sampling Time Setting Bits

Sets the analog input sampling time.

Table 20.6.4 Sampling Time Settings								
Sampling time								
(in A/D conversion clock cycles)								
9 cycles								
8 cycles								
7 cycles								
6 cycles								
5 cycles								
4 cycles								
3 cycles								
2 cycles								

(Default: 0x7)

A/D Control/Status Register (ADC10_CTL)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
A/D Control/	0x5384	D15	-	reserved		-	_		-	-	0 when being read.
Status Register	(16 bits)	D14–12	ADICH[2:0]	Conversion channel indicator		0x0 t	o 0	x7	0x0	R	
(ADC10_CTL)		D11	-	reserved		-	_		-	-	0 when being read.
		D10	ADIBS	ADC10 status	1	Busy	0	Idle	0	R	
		D9	ADOWE	Overwrite error flag	1	Error	0	Normal	0	R/W	Reset by writing 1.
		D8	ADCF	Conversion completion flag	1	Completed	0	Run/Stand-	0	R	Reset when ADC10_
								by			ADD is read.
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	ADOIE	Overwrite error interrupt enable	1	Enable	0	Disable	0	R/W	
		D4	ADCIE	Conversion completion int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved		-		-	-	0 when being read.	
		D1	ADCTL	A/D conversion control	1	Start	0	Stop	0	R/W	
		D0	ADEN	ADC10 enable	1	Enable	0	Disable	0	R/W	

D15 Reserved

D[14:12] ADICH[2:0]: Conversion Channel Indicator Bits

Indicates the channel number (0 to 7) currently being A/D-converted. (Default: 0x0 = AIN0) When A/D conversion is performed in multiple channels, read this bit to identify the channel in which conversion is underway.

D11 Reserved

D10 ADIBS: ADC10 Status Bit

Indicates the A/D converter status.

- 1 (R): Being converted
- 0 (R): Conversion completed/standby (default)

ADIBS is set to 1 at the input trigger signal edge (at the beginning of sampling) and is reset to 0 upon completion of conversion (when ADCTL is set to 0).

D9 ADOWE: Overwrite Error Flag Bit

Indicates that the converted results in ADD[15:0]/ADC10_ADD register have been overwritten before reading.

- 1 (R): Overwrite error (cause of interrupt has occurred)
- 0 (R): Normal (cause of interrupt has not occurred) (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

When a single channel or multiple channels are being converted continuously, ADD[15:0] is overwritten and ADOWE is set to 1 if the A/D conversion currently underway is completed while ADCF is set to 1 (before reading the previous conversion results). After the conversion results are read from ADD[15:0], ADOWE should be read to check whether the read data is valid or not.

ADOWE is a cause of ADC10 interrupt. When ADOWE is set to 1, a conversion data overwrite error interrupt request is output to the ITC if ADOIE has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

ADOWE is reset by writing 1.

D8 ADCF: Conversion Completion Flag Bit

Indicates that A/D conversion has been completed.

- 1 (R): Conversion completed (cause of interrupt has occurred)
- 0 (R): Being converted/standby (cause of interrupt has not occurred) (default)

ADCF is set to 1 when A/D conversion is completed, and the converted data is loaded into ADD[15:0]/ ADC10_ADD register.

ADCF is a cause of ADC10 interrupt. When ADCF is set to 1, a conversion completion interrupt request is output to the ITC if ADCIE has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. ADCF is reset to 0 by reading ADD[15:0]. An overwrite error occurs if the next A/D conversion is completed while ADCF is set (see ADOWE above), ADCF must be reset by reading ADD[15:0] before an overwrite occurs. When an overwrite error occurs, ADCF is also set due to completion of conversion.

D[7:6] Reserved

D5 ADOIE: Overwrite Error Interrupt Enable Bit

Enables or disables interrupts caused by occurrences of conversion data overwrite errors.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting ADOIE to 1 enables conversion data overwrite error interrupt requests to the ITC; setting to 0 disables interrupts.

D4 ADCIE: Conversion Completion Interrupt Enable Bit

Enables or disables interrupts caused by completion of conversion. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

Setting ADCIE to 1 enables conversion completion interrupt requests to the ITC; setting to 0 disables interrupts.

D[3:2] Reserved

D1 ADCTL: A/D Conversion Control Bit

Controls A/D conversion.

- 1 (W): Software trigger
- 0 (W): Stop A/D conversion
- 1 (R): Being converted
- 0 (R): Conversion completed/standby (default)

Write 1 to ADCTL to start A/D conversion by a software trigger. If any other trigger is used, ADCTL is automatically set to 1 by the hardware.

ADCTL remains set while A/D conversion is underway. In one-time conversion mode, upon completion of A/D conversion in the specified channels, ADCTL is reset to 0 and the A/D conversion circuit stops operating. To stop A/D conversion during operation in continuous conversion mode, reset ADCTL by writing 0.

When ADEN is 0, no trigger will be accepted.

D0 ADEN: ADC10 Enable Bit

Enables or disables the A/D converter operations.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Writing 1 to ADEN enables the A/D converter, meaning it is ready to start A/D conversion (i.e., ready to accept a trigger).

When ADEN is 0, the A/D converter is disabled, meaning it is unable to accept a trigger. However, setting ADEN to 0 does not stop A/D conversion being currently executed. To stop A/D conversion, write 0 to ADCTL.

Before setting the modes, start/end channels, or other A/D converter conditions, be sure to reset ADEN to 0. This helps to prevent the A/D converter from operating erratically.

A/D Clock Control Register (ADC10_CLK)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
A/D Clock	0x5386	D15–4	-	reserved		_	-	-	0 when being read.
Control Register	(16 bits)	D3–0	ADDF[3:0]	A/D converter clock division ratio	ADDF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
(ADC10_CLK)				select	0xf	reserved	1		
					0xe	1/32768			
					0xd	1/16384			
					0xc	1/8192			
					0xb	1/4096			
					0xa	1/2048			
					0x9	1/1024			
					0x8	1/512			
					0x7	1/256			
					0x6	1/128			
					0x5	1/64			
					0x4	1/32			
					0x3	1/16			
					0x2	1/8			
					0x1	1/4			
					0x0	1/2			

D[15:4] Reserved

D[3:0] ADDF[3:0]: A/D Converter Clock Division Ratio Select Bits

Selects a PCLK division ratio to generate the A/D converter clock.

ADDF[3:0]	Division ratio
Oxf	Reserved
0xe	1/32768
0xd	1/16384
0xc	1/8192
0xb	1/4096
0xa	1/2048
0x9	1/1024
0x8	1/512
0x7	1/256
0x6	1/128
0x5	1/64
0x4	1/32
0x3	1/16
0x2	1/8
0x1	1/4
0x0	1/2
	(Default: 0x0)

Table 20.6.5 A/D Conversion Clock (PCLK Division Ratio) Selection

Note: To use the A/D converter, the clock used in the A/D converter must be supplied by turning on the peripheral module clock (PCLK) output from the clock generator (CLG).

21 R/F Converter (RFC)

21.1 RFC Module Overview

The S1C17711 includes an R/F converter (RFC) module with two conversion channels. It is capable of being used as a CR oscillation type A/D converter. A thermo-hygrometer can easily be implemented by connecting only resistive or capacitive sensors (e.g., thermistor and humidity sensor) and a few passive elements (resistors and capacitors) to the R/F converter.

The following shows the features of the RFC module:

- Conversion method: Resistance to frequency conversion type
 Number of conversion channels: Max. 2 channels
 Oscillation mode: DC oscillation mode (for resistive sensors) AC oscillation mode (for resistive sensors) DC oscillation mode (for capacitive sensors)
- Counter length: 24 bits
- Five types of interrupts can be generated: Reference oscillation completion interrupt Sensor A oscillation completion interrupt Sensor B oscillation completion interrupt Measurement counter overflow error interrupt Time base counter overflow error interrupt

Figure 21.1.1 shows the RFC configuration.



The R/F converter converts the resistance or capacitance of the sensor connected into frequency (RFCLK) using the embedded CR oscillator circuit, and counts this frequency using the measurement counter for a set period of time to provide the digital value equivalent to the sensor value. The time base counter is also included for generating the measurement time by counting an internal clock (TCCLK). In addition to CR oscillation using a sensor (sensor oscillation), the R/F converter performs CR oscillation using a reference element with less variation in the characteristics due to external factors (reference oscillation). This removes error factors such as voltage fluctuations and unevenness in quality to realize precise measurements. The CR oscillator circuit supports AC driving and external clock input as well as general DC driving, allowing use of various sensors.

21.2 RFC Input/Output Pins

Table 21.2.1 lists the RFC input/output pins.

Table 21.2.1 List of R/F Converter Input/Output Pins			
Pin name	I/O	Qty	Function
SENB0/SENB1	I/O	2	Sensor B oscillation control pin (see Note 1 below)
SENA0/SENA1	I/O	2	Sensor A oscillation control pin (see Note 1 below)
REF0/REF1	I/O	2	Reference oscillation control pin (see Note 1 below)
RFIN0/RFIN1	I/O	2	RFCLK input and oscillation control pin (see Note 2 below)
RFCLKO	0	1	RFCLK monitoring output pin
			Outputs RFCLK to monitor the oscillation frequency.

Notes: 1. The pins go to high impedance status when the port function is switched for the R/F converter.
2. The RFINx pin goes to Vss level when the port function is switched for the R/F converter. A large current may flow through the RFINx pin if the pin is externally biased.

The R/F converter input/output pins are shared with I/O ports and are initially set as general-purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general-purpose I/O port pins as R/ F converter input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

21.3 Operation Clock

The RFC module includes a clock source selector, dividers, and a gate circuit for controlling the operation clock.

Note: The operation clock (TCCLK) must be enabled before setting the R/F converter. Otherwise, the R/ F converter cannot operate normally.

Clock source selection

Use CLKSRC[1:0]/RFC_CLK register to select the clock source from IOSC, OSC3, and OSC1.

Table 21.3.1 Clock Source Selection			
CLKSRC[1:0]	Clock source		
0x3	Reserved		
0x2	OSC3		
0x1	OSC1		
0x0	IOSC		

Table 21.3.1 Clock Source Selection

(Default: 0x1)

Clock division ratio selection

When the clock source is OSC1

No division ratio needs to be selected when OSC1 is selected for the clock source. The OSC1 clock (typ. 32.768 kHz) is directly used as TCCLK.

When the clock source is IOSC or OSC3

When IOSC or OSC3 is selected for the clock source, use CLKDIV[1:0]/RFC_CLK register to select the division ratio.

CLKDIV[1:0]	Division ratio		
0x3	1/8		
0x2	1/4		
0x1	1/2		
0x0	1/1		
	(Default: 0x0)		

Table 21.3.2 IOSC/OSC3 Division Ratio Selection

The time base counter uses the clock selected here for counting. Selecting a high-speed clock improves the conversion accuracy. However the clock must be selected so that the time base counter will not overflow in the reference oscillation phase.

Clock enable

The clock supply is enabled with CLKEN/RFC_CLK register. The CLKEN default setting is 0, which stops the clock. Setting CLKEN to 1 feeds the clock generated as above to the RFC circuit. If no RFC operation is required, stop the clock to reduce current consumption.

21.4 Operating Modes

The R/F converter features three oscillation modes that use the RFC internal oscillator circuit and a mode for measuring an external input clock. Also it includes a CR oscillation clock (RFCLK) monitoring function and continuous oscillation function for measuring the oscillation clock frequency. Each channel can be set to a different mode.

21.4.1 Oscillation Mode

In measurements using the RFC internal oscillator circuit, operate the oscillator with the reference element and then the sensor for the same duration in time to count each oscillation frequency. The sensor value can be determined from the difference between the two count values by software. The R/F converter supports DC bias resistive or capacitive sensors and AC bias resistive sensors. The RFC internal oscillator circuit can operate in three oscillation modes corresponding to the sensor to be used that is specified by SMODE[1:0]/RFC_CTL register.

SMODE[1:0]	Oscillation mode	
0x3	Reserved	
0x2	DC oscillation mode for measuring capacitive sensors	
0x1	AC oscillation mode for measuring resistive sensors	
0x0	DC oscillation mode for measuring resistive sensors	
	(Default: 0x0)	

Table 21.4.1.1 Oscillation Mode Selection

DC oscillation mode for measuring resistive sensors (SMODE[1:0] = 0x0, default)

This mode drives the oscillator with the reference resistor and resistive sensor by applying DC bias voltage. Select this mode when a DC bias resistive sensor is connected. This mode enables two resistive sensors to be connected to a channel. One reference resistor and one reference capacitor is also required.



Figure 21.4.1.1 Connection Example in DC Oscillation Mode for Measuring Resistive Sensors

When one resistive sensor only is used, leave the unused pin open.
AC oscillation mode for measuring resistive sensors (SMODE[1:0] = 0x1)

This mode drives the oscillator with the reference resistor and resistive sensor by applying AC bias voltage. Select this mode when an AC bias resistive sensor is connected. This mode enables only one resistive sensor to be connected to a channel. One reference resistor and one reference capacitor is also required.



Figure 21.4.1.2 Connection Example in AC Oscillation Mode for Measuring Resistive Sensors

DC oscillation mode for measuring capacitive sensors (SMODE[1:0] = 0x2)

This mode drives the oscillator with the reference capacitor and capacitive sensor by applying DC bias voltage. Select this mode when a DC bias capacitive sensor is connected. This mode enables only one capacitive sensor to be connected to a channel. One reference resistor and one reference capacitor is also required.





21.4.2 External Clock Input Mode (Event Counter Mode)

This mode enables to input clocks/pulses from an external circuit such as an oscillator and count them same as those of internal oscillation clocks. It supports rectangular waves, triangular waves, and sign waves to be input. (For the threshold voltage of the Schmitt input buffer, see "Electrical Characteristics.")

Setting EVTEN/RFC_CTL register to 1 enables this function. The measurement control procedure is the same as that when the internal oscillator circuit is used.



The unused pins should be left open.

21.4.3 Functions for Measuring CR Oscillation Clock Frequency

CR Oscillation Clock (RFCLK) Monitoring Function

The CR oscillation clock (RFCLK) during converting can be output from the RFCLKO pin for monitoring. Use this output to measure the oscillation frequency.



Continuous oscillation function

The CR oscillations by the sensor and reference element will automatically stop due to stop conditions. Setting 1 to CONEN/RFC_CTL register enables the continuous oscillation function and CR oscillation will continue until stopped by software. Using this function with the CR oscillation monitoring function helps easily measure the CR oscillation clock frequency.

21.5 RFC Counters

The R/F converter includes two kinds of counters: measurement counter (MC) counting the reference element and sensor oscillation clocks, and time base counter (TC) counting the TCCLK clock.

Measurement counter (MC)

The measurement counter is a 24-bit presettable up counter. Counting the reference oscillation clock and the sensor oscillation clock for the same duration in time using this counter minimizes errors caused by voltage, and unevenness of IC quality, as well as external parts and on-board parasitic elements. The counter values should be corrected via software after the reference and sensor oscillation are completed according to the sensor characteristics to determine the value being currently detected by the sensor.

Time base counter (TC)

The time base counter is a 24-bit presettable up/down counter. The time base counter counts up by TCCLK during reference oscillation to measure the reference oscillation time. During sensor oscillation, it counts down from the reference oscillation time and stops the sensor oscillation when it reaches 0x0. This means that the sensor oscillation time becomes equal to the reference oscillation time. The value counted during reference oscillation should be saved in the memory. It can be reused at the subsequent sensor oscillations omitting reference oscillations.

Counter initial value

To obtain the difference between the reference oscillation and sensor oscillation clock count values from the measurement counter simply, appropriate initial values must be set to the counters before starting reference oscillation and sensor oscillation.

Connecting the reference element and sensor with the same resistance/capacitance will result <Initial value> = <Counter value at the end of sensor oscillation> (if no error introduced). Setting a small initial value to the measurement counter improves measurement accuracy. However, the measurement counter may overflow during sensor oscillation when the sensor value decreases below the reference element value (the measurement will be canceled). The initial value for the measurement counter should be determined taking the range of sensor value into consideration.

The time base counter should be cleared to 0x0 before starting reference oscillation.

21.6 Conversion Operations

The conversion operations by the R/F converter should be controlled in the following procedure regardless of the operating mode: initial settings, reference oscillation control, and sensor oscillation control. The R/F converter channels are controlled individually and both channels cannot operate simultaneously. This section describes these control procedure.

Although the following explanations assume that the internal oscillator circuit is used, the control procedures are the same even in external clock input mode. When the R/F converter is used in external clock input mode, select which oscillation is performed either reference or sensor and determine the counter initial values depending on the purpose for using.

21.6.1 Initial Settings

Clock and pin configurations

- (1) Select the R/F converter operating clock (TCCLK) and enable the clock supply. (See Section 21.3.)
- (2) Configure the pins to be used for the R/F converter by switching from general-purpose input/output ports. See the "I/O Ports (P)" chapter.

R/F converter channel and mode settings

- (1) Set RFCEN/RFC_CTL register to 1 to enable the R/F converter.
- (2) Select the channel to perform conversion using CHSEL/RFC_CTL register. Setting CHSEL to 0 (default) selects Ch. 0 and setting 1 selects Ch.1.
- (3) Set the oscillation mode using SMODE[1:0]/RFC_CTL register. (See Section 21.4.1.)

21.6.2 Reference Oscillation Control

First, perform oscillation with the reference resistor/capacitor and obtain the time base counter value to perform sensor oscillation for the same period of time.

- (1) Set the initial value (0x0 n) to MC[23:0]/RFC_MC(H/L) registers (measurement counter). (See Section 21.5.)
- (2) Set 0x0 to TC[23:0]/RFC_TC(H/L) registers (time base counter).
- (3) Reset the cause-of-interrupt flags OVTCIF and EREFIF in the RFC_IFLG register by writing 1.
- (4) Set SREF/RFC_TRG register to 1 to start reference oscillation. The CR oscillator circuit starts oscillating with the reference resistor/capacitor and outputs the clock to the measurement counter. The measurement counter starts counting up using the CR oscillation clock from the initial value that has been set. The time base counter starts counting up using TCCLK from 0x0.
- **Note:** For restrictions and precautions on control bit settings, see the descriptions in the "Control Register Details" section. The control bits may not be set to the desired values depending on conditions.
- (5) When the measurement counter or the time base counter overflows (0xffffff \rightarrow 0x0), SREF is reset to 0 and the reference oscillation stops automatically.
- (6-1) The measurement counter overflow sets EREFIF to 1 indicating that the reference oscillation has been terminated normally. An interrupt can be generated at this point. Read the time base counter value (TC[23:0] = X) and store it to the memory by the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if EREFIF has been set.
- (6-2) The time base counter overflow sets OVTCIF to 1 indicating that the reference oscillation has been terminated abnormally. An interrupt can be generated at this point. Handle this error in the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if OVTCIF has been set.



Figure 21.6.2.1 Counter Operations During Reference/Sensor Oscillation

21.6.3 Sensor Oscillation Control

Perform oscillation with the sensor for the period of time obtained by the time base counter in reference oscillation and count the oscillation clock by the measurement counter.

- (1) Initialize MC[23:0] (measurement counter) by writing 0x0. This can be omitted after a reference oscillation has completed.
- (2) Initialize TC[23:0] (time base counter) by writing the value (X) that has been counted in the time base counter during reference oscillation. This can be omitted after a reference oscillation has completed.
- (3) Reset the cause-of-interrupt flags OVMCIF, ESENBIF, and ESENAIF in the RFC_IFLG register by writing 1.
- (4) Set SSENA/RFC_TRG register (for sensor A) or SSENB/RFC_TRG register (for sensor B) to 1 to start sensor oscillation.

The CR oscillator circuit starts oscillating with the sensor and outputs the clock to the measurement counter. The measurement counter starts counting up using the CR oscillation clock from 0x0. The time base counter starts counting down using TCCLK from the initial value (X) that has been set.

- **Note:** For restrictions and precautions on control bit settings, see the descriptions in the "Control Register Details" section. The control bits may not be set to the desired values depending on conditions.
- (5) When the time base counter reaches 0x0 or the measurement counter overflows (0xffffff \rightarrow 0x0), SSENA or SSENB is reset to 0 and the sensor oscillation stops automatically.
- (6-1) The time base counter reached 0x0 sets ESENAIF (for sensor A) or ESENBIF (for sensor B) to 1 indicating that the sensor oscillation has been terminated normally. An interrupt can be generated at this point. Read the measurement counter value (MC[23:0] = m) and process the detection results by the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if ESENAIF or ESENBIF has been set.
- (6-2) The measurement counter overflow sets OVMCIF to 1 indicating that the sensor oscillation has been terminated abnormally. An interrupt can be generated at this point. Handle this error in the interrupt handler routine. When this interrupt is not used, perform the same processing after checking if OVMCIF has been set.

21.6.4 Forced Termination

To abort reference oscillation or sensor oscillation, write 0 to SREF (reference oscillation), SSENA (sensor A oscillation), or SSENB (sensor B oscillation) in the RFC_TRG register used to start the oscillation. The counters maintain the value at they stopped, note, however, that the conversion results cannot be guaranteed if the oscillation is resumed. When resuming oscillation, initialize the counters.

21.6.5 Conversion Error

Performing reference oscillation and sensor oscillation with the same resistor and capacitor results $n \approx m$. The difference between n and m is a conversion error. The conversion error may be introduced caused by temperature, voltage, and unevenness of IC quality, as well as external parts and on-board parasitic elements. For sample errors, see "Electrical Characteristics."

21.7 RFC Interrupts

The RFC module includes a function for generating the following five different types of interrupts.

- Reference oscillation completion interrupt
- Sensor A oscillation completion interrupt
- Sensor B oscillation completion interrupt
- Measurement counter overflow error interrupt
- Time base counter overflow error interrupt

The RFC module outputs one interrupt signal shared by the five above interrupt causes to the interrupt controller (ITC). Inspect the interrupt flag to determine the interrupt cause occurred.

Reference oscillation completion interrupt

To use this interrupt, set EREFIE/RFC_IMSK register to 1. If EREFIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the measurement counter overflows and a reference oscillation is completed normally, the R/F converter sets EREFIF/RFC_IFLG register to 1. If reference oscillation completion interrupts are enabled (EREFIE = 1), an interrupt request is sent simultaneously to the ITC.

Sensor A oscillation completion interrupt

To use this interrupt, set ESENAIE/RFC_IMSK register to 1. If ESENAIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the time base counter reaches 0x0 and a sensor A oscillation is completed normally, the R/F converter sets ESENAIF/RFC_IFLG register to 1. If sensor A oscillation completion interrupts are enabled (ESENAIE = 1), an interrupt request is sent simultaneously to the ITC.

Sensor B oscillation completion interrupt

To use this interrupt, set ESENBIE/RFC_IMSK register to 1. If ESENBIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the time base counter reaches 0x0 and a sensor B oscillation is completed normally, the R/F converter sets ESENBIF/RFC_IFLG register to 1. If sensor B oscillation completion interrupts are enabled (ESENBIE = 1), an interrupt request is sent simultaneously to the ITC.

Measurement counter overflow error interrupt

To use this interrupt, set OVMCIE/RFC_IMSK register to 1. If OVMCIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the measurement counter overflows and a sensor oscillation is terminated abnormally, the R/F converter sets OVMCIF/RFC_IFLG register to 1. If measurement counter overflow error interrupts are enabled (OVMCIE = 1), an interrupt request is sent simultaneously to the ITC.

Time base counter overflow error interrupt

To use this interrupt, set OVTCIE/RFC_IMSK register to 1. If OVTCIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the time base counter overflows and a reference oscillation is terminated abnormally, the R/F converter sets $OVTCIF/RFC_IFLG$ register to 1. If time base counter overflow error interrupts are enabled (OVTCIE = 1), an interrupt request is sent simultaneously to the ITC.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the interrupt flag must be reset in the interrupt handler routine after an RFC interrupt has occurred. The interrupt flag is reset by writing 1.
 - To prevent unwanted interrupts, reset the interrupt flags before enabling interrupts with the interrupt enable bits.

21.8 Control Register Details

Address		Register name	Function						
0x5067	RFC_CLK	RFC Clock Control Register	Selects the operating clock.						
0x53a0	RFC_CTL	RFC Control Register	Controls R/F converter.						
0x53a2	RFC_TRG	RFC Oscillation Trigger Register	Controls oscillations.						
0x53a4	RFC_MCL	RFC Measurement Counter Low Register	Measurement counter data						
0x53a6	RFC_MCH	RFC Measurement Counter High Register							
0x53a8	RFC_TCL	RFC Time Base Counter Low Register	Time base counter data						
0x53aa	RFC_TCH	RFC Time Base Counter High Register							
0x53ac	RFC_IMSK	RFC Interrupt Mask Register	Enables/disables interrupts.						
0x53ae	RFC_IFLG	RFC Interrupt Flag Register	Indicates/resets interrupt occurrence status.						

Table 21.8.1	List of REC	Registers
12018 21.0.1		negisters

The R/F converter registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

RFC Clock Control Register (RFC_CLK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
RFC Clock	0x5067	D7–6	-	reserved	-	_	-	-	0 when being read.
Control Register	(8 bits)	D5–4	CLKDIV	RFC clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
(RFC_CLK)			[1:0]		0x3	1/8			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	CLKSRC	RFC clock source select	CLKSRC[1:0]	Clock source	0x1	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	CLKEN	RFC clock enable	1 Enable	0 Disable	0	R/W	

D[7:6] Reserved

D[5:4] CLKDIV[1:0]: RFC Clock Division Ratio Select Bits

Selects the division ratio for generating the TCCLK clock when IOSC or OSC3 is used as the clock source.

CLKDIV[1:0]	Division ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

(Default: 0x0)

21 R/F CONVERTER (RFC)

D[3:2] CLKSRC[1:0]: RFC Clock Source Select Bits

Selects the count clock source.

Table 21.8.3 RFC Clock Source Selection

CLKSRC[1:0]	Clock source
0x3	Reserved
0x2	OSC3
0x1	OSC1
0x0	IOSC

(Default: 0x1)

D1 Reserved

D0 CLKEN: RFC Clock Enable Bit

Enables or disables the TCCLK clock supply. 1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the R/F converter.

RFC Control Register (RFC_CTL)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
RFC Control	0x53a0	D15-8	-	reserved		-	-		-	-	0 when being read.
Register	(16 bits)	D7	CONEN	Continuous oscillation enable	1	Enable	0	Disable	0	R/W	
(RFC_CTL)		D6	EVTEN	Event counter mode enable	1	Enable	0	Disable	0	R/W	
		D5–4	SMODE[1:0]	Sensor oscillation mode select	5	MODE[1:0]		Sensor	0x0	R/W	
						0x3		reserved			
						0x2	D	C capacitive			
						0x1	A	C resistive			
						0x0	C	C resistive			
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	CHSEL	Conversion channel select	1	Ch.1	0	Ch.0	0	R/W	
		D0	RFCEN	RFC enable	1	Enable	0	Disable	0	R/W	

D[15:8] Reserved

D7 CONEN: Continuous Oscillation Enable Bit

Enables continuous oscillation by disabling the automatic CR oscillation stop function.

1 (R/W): Continuous oscillation enabled

0 (R/W): Continuous oscillation disabled (default)

Setting 1 to CONEN disables the reference oscillation/sensor oscillation stop conditions so that the CR oscillator will continue oscillating. Set SREF (reference oscillation), SSENA (sensor A oscillation), or SSENB (sensor B oscillation) in the RFC_TRG register to 1 to start oscillation even in this mode, and set to 0 to stop oscillation.

Using this function with the CR oscillation monitoring function helps easily measure the CR oscillation clock frequency.

D6 EVTEN: Event Counter Mode Enable Bit

Enables external clock input mode (event counter mode).

1 (R/W): External clock input mode

0 (R/W): Normal mode (default)

Setting EVTEN to 1 enables the external clock input to the RFIN*x* pin. SREF (reference oscillation), SSENA (sensor A oscillation), or SSENB (sensor B oscillation) should be used to control starting oscillation (starting conversion) to perform converting operation even in this mode.

- **Note**: Do not input an external clock before setting EVTEN to 1. The RFIN*x* pin is pulled down to Vss when the pin function is switched for the R/F converter.
- D[5:4] SMODE[1:0]: Sensor Oscillation Mode Select Bits Selects an oscillation mode.

Table 21.8.4	Oscillation Mode	Selection
--------------	------------------	-----------

Oscillation mode
Reserved
DC oscillation mode for measuring capacitive sensors
AC oscillation mode for measuring resistive sensors
DC oscillation mode for measuring resistive sensors

(Default: 0x0)

For more information on the oscillation mode, see Section 21.4.1.

D[3:2] Reserved

D1 CHSEL: Conversion Channel Select Bit

Selects the channel to perform conversion. 1 (R/W): Ch.1 0 (R/W): Ch.0 (default)

The D[7:4] settings in this register and oscillation control using the RFC_TRG register are effective only for the channel specified by CHSEL.

D0 RFCEN: RFC Enable Bit

Enables or disables the R/F converter. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting RFCEN to 1 enables the R/F converter to start converting operations. When RFCEN is 0, manipulations of the RFC_TRG register for oscillation control are ineffective.

RFC Oscillation Trigger Register (RFC_TRG)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
RFC Oscillation	0x53a2	D15–3	-	reserved		-	-		-	-	0 when being read.
Trigger Register	(16 bits)	D2	SSENB	Sensor B oscillation control/status	1	Start/Run	0	Stop	0	R/W	
(RFC_TRG)		D1	SSENA	Sensor A oscillation control/status	1	Start/Run	0	Stop	0	R/W	
		D0	SREF	Reference oscillation control/status	1	Start/Run	0	Stop	0	R/W	

D[15:3] Reserved

D2 SSENB: Sensor B Oscillation Control/Status Bit

Controls CR oscillation for sensor B. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped (default)

Sensor B cannot be used in AC oscillation mode for resistive sensors and DC oscillation mode for capacitive sensors.

D1 SSENA: Sensor A Oscillation Control/Status Bit

Controls CR oscillation for sensor A. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped (default)

D0 SREF: Reference Oscillation Control/Status Bit

Controls CR oscillation for the reference element. This bit also indicates the CR oscillation status.

- 1 (W): Start oscillation
- 0 (W): Stop oscillation
- 1 (R): Being oscillated
- 0 (R): Stopped (default)

- **Notes:** SREF, SSENA, and SSENB are all ineffective when RFCEN/RFC_CTL register is 0 (converting operation disabled).
 - Writing 1 to SSENB does not start oscillation when SMODE[1:0]/RFC_CTL register is 0x1 (AC oscillation mode for resistive sensors) or 0x2 (DC oscillation mode for capacitive sensors).
 - When writing 1 to SREF, SSENA, or SSENB to start oscillation, be sure to avoid that more than one bit are set to 1.
 - Be sure to reset the interrupt flags in the RFC_IFLG register (EREFIF, ESENAIF, ESENBIF, OVMCIF, and OVTCIF) before starting oscillation using SREF, SSENA, and SSENB.

RFC Measurement Counter Low and High Registers (RFC_MCL, RFC_MCH)

Register name	Address	Bit	Name	Function	Setting I		R/W	Remarks
RFC	0x53a4	D15–0	MC[15:0]	Measurement counter low-order	0x0–0xffff	0x0	R/W	
Measurement	(16 bits)			16-bit data				
Counter Low								
Register								
(RFC_MCL)								
RFC	0x53a6	D15–8	-	reserved	-	-	-	0 when being read.
Measurement	(16 bits)	D7–0	MC[23:16]	Measurement counter high-order	0x0–0xff	0x0	R/W	
Counter High				8-bit data				
Register								
(RFC_MCH)								

D[7:0]/RFC_MCH, D[15:0]/RFC_MCL

MC[23:0]: Measurement Counter Bits

Measurement counter data can be read and written to. (Default: 0x0)

Note: The measurement counter must be set from the low-order value (MC[15:0]/RFC_MCL register) first. The counter may not be set to the correct value if the high-order value (MC[23:16]/RFC_MCH register) is written first.

RFC Time Base Counter Low and High Registers (RFC_TCL, RFC_TCH)

						-		
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
RFC Time Base	0x53a8	D15–0	TC[15:0]	Time base counter low-order 16-	0x0–0xffff	0x0	R/W	
Counter Low	(16 bits)			bit data				
Register								
(RFC_TCL)								
RFC Time Base	0x53aa	D15-8	-	reserved	-	-	-	0 when being read.
Counter High	(16 bits)	D7–0	TC[23:16]	Time base counter high-order	0x0–0xff	0x0	R/W	-
Register				8-bit data				
(RFC_TCH)								

D[7:0]/RFC_TCH, D[15:0]/RFC_TCL

TC[23:0]: Time Base Counter Bits

Time base counter data can be read and written to. (Default: 0x0)

Note: The time base counter must be set from the low-order value (TC[15:0]/RFC_TCL register) first. The counter may not be set to the correct value if the high-order value (TC[23:16]/RFC_TCH register) is written first.

RFC Interrupt Mask Register (RFC_IMSK)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
RFC Interrupt	0x53ac	D15–5	-	reserved			_		-	-	0 when being read.
Mask Register	(16 bits)	D4	OVTCIE	TC overflow error interrupt enable	1	Enable	0	Disable	0	R/W	
(RFC_IMSK)		D3	OVMCIE	MC overflow error interrupt enable	1	Enable	0	Disable	0	R/W	
		D2	ESENBIE	Sensor B oscillation completion	1	Enable	0	Disable	0	R/W	
				interrupt enable							
		D1	ESENAIE	Sensor A oscillation completion	1	Enable	0	Disable	0	R/W	
				interrupt enable							
		D0	EREFIE	Reference oscillation completion	1	Enable	0	Disable	0	R/W	
				interrupt enable							

D[15:5] Reserved

D4 **OVTCIE: TC Overflow Error Interrupt Enable Bit** Enables or disables time base counter overflow error interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D3 **OVMCIE: MC Overflow Error Interrupt Enable Bit** Enables or disables measurement counter overflow error interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D2 **ESENBIE: Sensor B Oscillation Completion Interrupt Enable Bit** Enables or disables sensor B oscillation completion interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default) D1 **ESENAIE: Sensor A Oscillation Completion Interrupt Enable Bit** Enables or disables sensor A oscillation completion interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

D0 EREFIE: Reference Oscillation Completion Interrupt Enable Bit

Enables or disables reference oscillation completion interrupts.

- 1 (R/W): Interrupt enabled
- 0 (R/W): Interrupt disabled (default)

RFC Interrupt Flag Register (RFC_IFLG)

Register name	Address	Bit	Name	Function		Setti	ng		Init.	R/W	Remarks
RFC Interrupt	0x53ae	D15–5	-	reserved		-			-	-	0 when being read.
Flag Register	(16 bits)	D4	OVTCIF	TC overflow error interrupt flag	1	Cause of (Caus	se of	0	R/W	Reset by writing 1.
(RFC_IFLG)		D3	OVMCIF	MC overflow error interrupt flag		interrupt		rupt not	0	R/W	
		D2	ESENBIF	Sensor B oscillation completion		occurred	occu	irred	0	R/W	
				interrupt flag							
		D1	ESENAIF	Sensor A oscillation completion]			[0	R/W	
				interrupt flag							
		D0	EREFIF	Reference oscillation completion					0	R/W	
				interrupt flag							

D[15:5] Reserved

D4 OVTCIF: TC Overflow Error Interrupt Flag Bit

Indicates the time base counter overflow error interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

OVTCIF is set to 1 when a reference oscillation is terminated abnormally due to time base counter overflow. OVTCIF is reset to 0 by writing 1.

D3 OVMCIF: MC Overflow Error Interrupt Flag Bit

Indicates the measurement counter overflow error interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

OVMCIF is set to 1 when a sensor oscillation is terminated abnormally due to measurement counter overflow. OVMCIF is reset to 0 by writing 1.

D2 ESENBIF: Sensor B Oscillation Completion Interrupt Flag Bit

Indicates the sensor B oscillation completion interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

ESENBIF is set to 1 when the time base counter reaches 0x0 and a sensor B oscillation is completed normally. ESENBIF is reset to 0 by writing 1.

D1 ESENAIF: Sensor A Oscillation Completion Interrupt Flag Bit

Indicates the sensor A oscillation completion interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

ESENAIF is set to 1 when the time base counter reaches 0x0 and a sensor A oscillation is completed normally. ESENAIF is reset to 0 by writing 1.

D0 EREFIF: Reference Oscillation Completion Interrupt Flag Bit

Indicates the reference oscillation completion interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

EREFIF is set to 1 when the measurement counter overflows and a reference oscillation is completed normally. EREFIF is reset to 0 by writing 1.

22 Supply Voltage Detector (SVD)

22.1 SVD Module Overview

The S1C17711 includes an SVD (supply voltage detector) circuit to monitor the power voltage supplied to the VDD pin. It generates an interrupt when the power supply voltage drops below the detection level set with software. The detection results can also be read via software.

The following shows the features of the SVD module:

- Power supply voltage to be detected: VDD
- Detection voltage levels: 15 levels (1.8 V to 3.2 V)
- Interrupt supported: 1 system (power supply voltage drop detection interrupt)

Figure 22.1.1 shows the SVD configuration.



22.2 Operating Clock

The SVD module includes a clock source selector, dividers, and a gate circuit for controlling the operation clock.

Clock selection

Use CLKSRC[1:0]/SVD_CLK register to select the clock source from IOSC, OSC3, and OSC1.

CLKSRC[1:0]	Clock source							
0x3	Reserved							
0x2	OSC3/512							
0x1	OSC1							
0x0	IOSC/128							
	(m , s							

Table 22.2.1 Clock Source Selection

(Default: 0x1)

When OSC1 is selected as the clock source, the OSC1 clock (typ. 32.768 kHz) is directly used as SVDCLK. When IOSC is selected as the clock source, SVDCLK is generated by dividing the IOSC clock by 128. When OSC3 is selected as the clock source, SVDCLK is generated by dividing the OSC3 clock by 512.

Clock enable

The clock supply is enabled with CLKEN/SVD_CLK register. The CLKEN default setting is 0, which stops the clock. Setting CLKEN to 1 feeds the clock selected to the SVD circuit. If no SVD operation is required, stop the clock to reduce current consumption.

If SVDCLK is not supplied, the SVD circuit cannot detect voltage levels. However, the SVD control registers can be accessed even if SVDCLK is stopped.

22.3 Comparison Voltage Setting

The SVD circuit compares the power supply voltage (VDD) against the comparison voltage set by software and outputs results indicating whether the power supply voltage exceeds this comparison voltage. The comparison voltage can be selected from among the 15 levels listed in Table 22.3.1 with the SVDC[3:0]/SVD_CMP register.

SVDC[3:0]	Comparison voltage
Oxf	3.2 V
0xe	3.1 V
Oxd	3.0 V
0xc	2.9 V
0xb	2.8 V
0xa	2.7 V
0x9	2.6 V
0x8	2.5 V
0x7	2.4 V
0x6	2.3 V
0x5	2.2 V
0x4	2.1 V
0x3	2.0 V
0x2	1.9 V
0x1	1.8 V
0x0	Reserved
<u> </u>	(Defeuilt: 0x0)

Table 22.3.1 Comparison Voltage Settings

(Default: 0x0)

22.4 SVD Control

Power supply voltage detection using the SVD circuit is initiated by writing 1 to SVDEN/SVD_EN register and is stopped by writing 0.

The results can be read out from the SVDDT/SVD_RSLT register.

The detection results and SVDDT readings are as follows.

- When power supply voltage (VDD) \geq comparison voltage: SVDDT = 0
- When power supply voltage (VDD) < comparison voltage: SVDDT = 1

When SVD interrupts are enabled and SVDEN is set to 1, an interrupt occurs as soon as the power supply voltage drops below the comparison voltage, and the detection result becomes 1. This interrupt can be used to indicate battery depletion and to initiate the heavy load protection function. See the following section for more information on interrupt control.

Note that if a temporary voltage drop causes an interrupt, the interrupt will not be cleared even when the voltage subsequently returns to a value exceeding the comparison voltage. The SVDDT should be checked in the interrupt handler routine.

- **Notes:** An SVD circuit-enable response time is required to obtain stable detection results after SVDEN is altered from 0 to 1. Also when SVDC[3:0] is altered, an SVD circuit response time is required to obtain stable detection results. For these response times, see "Electrical Characteristics."
 - Operating the SVD circuit increases current consumption. If power supply voltage detection is not required, stop SVD operations by setting SVDEN to 0.

22.5 SVD Interrupt

The SVD module includes a function for generating interrupts when power supply voltage drops are detected.

Power supply voltage drop detection interrupt

This cause of interrupt is generated when the power supply voltage (VDD) detected value drops below the comparison voltage while SVD is operating (SVDEN = 1). It sets the interrupt flag SVDIF/SVD_IFLG register in the SVD module to 1. Once set, SVDIF is not reset even if the power supply voltage subsequently returns to a value exceeding the comparison voltage. SVDIF is reset to 0 by writing 1. To use this interrupt, set SVDIE/SVD_IMSK register to 1. When SVDIE is set to 0 (default), interrupt requests for this cause will not be sent to the interrupt controller (ITC).

If SVDIF is set to 1 while SVDIE is set to 1 (interrupt enabled), the SVD module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the SVD module interrupt flag SVDIF must be reset in the interrupt handler routine after an SVD interrupt has occurred.
 - To prevent unwanted interrupts, SVDIF should be reset before enabling SVD interrupts with SVDIE.

22.6 Control Register Details

	Register name	Function							
SVD_CLK	SVD Clock Control Register	Selects the operating clock.							
SVD_EN	SVD Enable Register	Enables/disables the SVD operation.							
SVD_CMP	SVD Comparison Voltage Register	Sets the comparison voltage.							
SVD_RSLT	SVD Detection Result Register	Voltage detection results							
SVD_IMSK	SVD Interrupt Mask Register	Enables/disables interrupts.							
SVD_IFLG	SVD Interrupt Flag Register	Indicates/resets interrupt occurrence status.							
	SVD_EN SVD_CMP SVD_RSLT SVD_IMSK	Register name SVD_CLK SVD Clock Control Register SVD_EN SVD Enable Register SVD_CMP SVD Comparison Voltage Register SVD_RSLT SVD Detection Result Register SVD_IMSK SVD Interrupt Mask Register							

Table 22.6.1 List of SVD Registers

The SVD module registers are described in detail below. These are 8-bit registers.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

SVD Clock Control Register (SVD_CLK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
SVD Clock	0x5066	D7–4	-	reserved	_		-	-	0 when being read.
Control Register	(8 bits)	D3–2	CLKSRC	SVD clock source select	CLKSRC[1:0]	Clock source	0x1	R/W	
(SVD_CLK)			[1:0]		0x3	reserved			
					0x2	OSC3/512			
					0x1	OSC1			
					0x0	IOSC/128			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	CLKEN	SVD clock enable	1 Enable	0 Disable	0	R/W	

D[7:4] Reserved

D[3:2] CLKSRC[1:0]: SVD Clock Source Select Bits

Selects the clock source for the SVD circuit.

CLKSRC[1:0]	Clock source					
0x3	Reserved					
0x2	OSC3/512					
0x1	OSC1					
0x0	IOSC/128					

(Default: 0x1)

When OSC1 is selected as the clock source, the OSC1 clock (typ. 32.768 kHz) is directly used as SVD-CLK. When IOSC is selected as the clock source, SVDCLK is generated by dividing the IOSC clock by 128. When OSC3 is selected as the clock source, SVDCLK is generated by dividing the OSC3 clock by 512.

D1 Reserved

22 SUPPLY VOLTAGE DETECTOR (SVD)

D0 CLKEN: SVD Clock Enable Bit

Enables or disables the operation clock supply to the SVD circuit. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 feeds the clock selected to the SVD circuit.

SVD Enable Register (SVD_EN)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SVD Enable	0x5100	D7–1	-	reserved	-	-	-	0 when being read.
Register (SVD EN)	(8 bits)	D0	SVDEN	SVD enable	1 Enable 0 Disable	0	R/W	

D[7:1] Reserved

D0 SVDEN: SVD Enable Bit

Enables or disables SVD operations.

1 (R/W): Enabled

0 (R/W): Disabled(default)

Setting SVDEN to 1 initiates power supply voltage detection; setting to 0 stops detection.

- **Notes:** An SVD circuit-enable response time is required to obtain stable detection results after SVDEN is altered from 0 to 1. Also when SVDC[3:0] is altered, an SVD circuit response time is required to obtain stable detection results. For these response times, see "Electrical Characteristics."
 - Operating the SVD circuit increases current consumption. If power supply voltage detection is not required, stop SVD operations by setting SVDEN to 0.

SVD Comparison Voltage Register (SVD_CMP)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
SVD	0x5101	D7–4	-	reserved	-	_	-	-	0 when being read.
Comparison	(8 bits)	D3–0	SVDC[3:0]	SVD comparison voltage select	SVDC[3:0]	Voltage	0x0	R/W	
Voltage Register					0xf	3.2 V	1		
(SVD_CMP)					0xe	3.1 V			
					0xd	3.0 V			
					0xc	2.9 V			
					0xb	2.8 V			
					0xa	2.7 V			
					0x9	2.6 V			
					0x8	2.5 V			
					0x7	2.4 V			
					0x6	2.3 V			
					0x5	2.2 V			
					0x4	2.1 V			
					0x3	2.0 V			
					0x2	1.9 V			
					0x1	1.8 V			
					0x0	reserved			

D[7:4] Reserved

D[3:0] SVDC[3:0]: SVD Comparison Voltage Select Bits

Selects one of 15 comparison voltages for detecting voltage drops.

SVDC[3:0]	Comparison voltage
Oxf	3.2 V
0xe	3.1 V
0xd	3.0 V
0xc	2.9 V
0xb	2.8 V
0xa	2.7 V
0x9	2.6 V
0x8	2.5 V
0x7	2.4 V
0x6	2.3 V
0x5	2.2 V
0x4	2.1 V
0x3	2.0 V
0x2	1.9 V
0x1	1.8 V
0x0	Reserved

(Default: 0x0)

The SVD circuit compares the power supply voltage (VDD) against the comparison voltage set by SVDC[3:0], and outputs results indicating whether the power supply voltage exceeds this comparison voltage.

SVD Detection Result Register (SVD_RSLT)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
SVD Detection	0x5102	D7–1	-	reserved	-	-	-	-	0 when being read.
Result Register	(8 bits)	D0	SVDDT	SVD detection result	1 Low	0 Normal	×	R	
(SVD_RSLT)									

D[7:1] Reserved

D0 SVDDT: SVD Detection Result Bit

Indicates the power supply voltage detection results.

1 (R): Power supply voltage (VDD) < comparison voltage

0 (R): Power supply voltage (VDD) \geq comparison voltage

The SVD circuit compares the power supply voltage (VDD) against the voltage set in SVDC[3:0]/SVD_ CMP register while SVDEN/SVD_EN register = 1. The current power supply voltage status can be checked by reading SVDDT.

SVD Interrupt Mask Register (SVD_IMSK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
SVD Interrupt	0x5103	D7–1	-	reserved			-		-	-	0 when being read.
Mask Register (SVD_IMSK)	(8 bits)	D0	SVDIE	SVD interrupt enable	1	Enable	0	Disable	0	R/W	

D[7:1] Reserved

D0 SVDIE: SVD Interrupt Enable Bit

Enables or disables interrupts when a power supply voltage drop is detected.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting SVDIE to 1 enables SVD interrupt requests to the ITC; setting to 0 disables interrupts.

SVD Interrupt Flag Register (SVD_IFLG)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
SVD Interrupt	0x5104	D7–1	-	reserved		-	_		-	-	0 when being read.
Flag Register	(8 bits)	D0	SVDIF	SVD interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(SVD_IFLG)						interrupt		interrupt not			
						occurred		occurred			

D[7:1] Reserved

D0 SVDIF: SVD Interrupt Flag Bit

Indicates the power supply voltage drop detection interrupt cause occurrence status.

1 (R): Cause of interrupt has occurred

- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

SVDIF is set to 1 when a power supply voltage drop is detected. SVDIF is reset to 0 by writing 1.

23 On-chip Debugger (DBG)

23.1 Resource Requirements and Debugging Tools

Debugging work area

Debugging requires a 64-byte debugging work area. For more information on the work area location, see the "Memory Map, Bus Control" chapter.

The start address for this debugging work area can be read from the DBRAM register (0xffff90).

Debugging tools

Debugging involves connecting ICDmini (S5U1C17001H) to the S1C17711 debug pins and inputting the debug instruction from the debugger on the personal computer.

The following tools are required:

- S1C17 Family In-Circuit Debugger ICDmini (S5U1C17001H)
- S1C17 Family C compiler package (e.g., S5U1C17001C)

Debug pins

The following debug pins are used to connect ICDmini (S5U1C17001H).

Table 23.1.1	List of Debug Pins

Pin name	I/O	Qty	Function
DCLK	0	1	On-chip debugger clock output pin
			Outputs a clock to the ICDmini (S5U1C17001H).
DSIO	I/O	1	On-chip debugger data input/output pin
			Used to input/output debugging data and input the break signal.
DST2	0	1	On-chip debugger status signal output pin
			Outputs the processor status during debugging.

The on-chip debugger input/output pins (DCLK, DST2, DSIO) are shared with I/O ports and are initially set as the debug pins. If the debugging function is not used, these pins can be switched using the port function select bits to enable use as general-purpose I/O port pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

23.2 Debug Break Operation Status

The S1C17 Core enters debug mode when the brk instruction is executed or a debug interrupt is generated by a break signal (Low) input to the DSIO pin. This state persists until the retd instruction is executed. During this time, hardware interrupts and NMIs are disabled.

The default setting halts peripheral circuit operations. This setting can be modified even when debugging is underway.

The peripheral circuits that operate with PCLK will continue running in debug mode by setting DBRUN1/MISC_ DMODE1 register to 1. Setting DBRUN1 to 0 (default) will stop these peripheral circuits in debug mode.

The peripheral circuits that operate with a clock other than PCLK will continue running in debug mode by setting DBRUN2/MISC_DMODE2 register to 1. Setting DBRUN2 to 0 (default) will stop these peripheral circuits in debug mode.

Some peripheral circuits, such as SPI, I2CS, and T16A, that run with an external input clock will not stop operating even if the S1C17 Core enters debug mode.

The LCD driver continues the operating status at occurrence of the debug interrupt.

23.3 Additional Debugging Function

The S1C17711 expands the following on-chip debugging functions of the S1C17 Core.

Branching destination in debug mode

When a debug interrupt is generated, the S1C17 Core enters debug mode and branches to the debug processing routine. In this process, the S1C17 Core is designed to branch to address 0xfffc00. In addition to this branching destination, the S1C17711 also allows designation of address 0x0 (beginning address of the internal RAM) as the branching destination when debug mode is activated. The branching destination address is selected using DBADR/MISC_IRAMSZ register. When the DBADR is set to 0 (default), the branching destination is set to 0xfffc00. When it is set to 1, the branching destination is set to 0x0.

Adding instruction breaks

The S1C17 Core supports two instruction breaks (hardware PC breaks). The S1C17711 increased this number to five, adding the control bits and registers given below.

- IBE2/DCR register: Enables instruction breaks #2.
- IBE3/DCR register: Enables instruction breaks #3.
- IBE4/DCR register: Enables instruction breaks #4.
- IBAR2[23:0]/IBAR2 register: Set instruction break address #2.
- IBAR3[23:0]/IBAR3 register: Set instruction break address #3.
- IBAR4[23:0]/IBAR4 register: Set instruction break address #4.

Note that the debugger included in the S5U1C17001C (Ver. 1.2.1) or later is required to use five hardware PC breaks.

23.4 Control Register Details

Address		Register name	Function							
0x4020	MISC_DMODE1	Debug Mode Control Register 1	Enables peripheral operations in debug mode (PCLK).							
0x5322	MISC_DMODE2	Debug Mode Control Register 2	Enables peripheral operations in debug mode (except PCLK).							
0x5326	MISC_IRAMSZ	IRAM Size Select Register	Selects the IRAM size.							
0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.							
0xffffa0	DCR	Debug Control Register	Controls debugging.							
0xffffb8	IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.							
0xfffbc	IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.							
0xffffd0	IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.							

Table 23.4.1 List of Debug Registers

The debug registers are described in detail below.

- Notes: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.
 - For debug registers not described here, refer to the S1C17 Core Manual.

Debug Mode Control Register 1 (MISC_DMODE1)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Debug Mode	0x4020	D7–2	-	reserved	-	-	-	0 when being read.
Control	(8 bits)							-
Register 1		D1	DBRUN1	Run/stop select in debug mode	1 Run 0 Stop	0	R/W	
(MISC_DMODE1)		D0	-	reserved	-	-	-	0 when being read.

D[7:2] Reserved

D1 DBRUN1: Run/Stop Select Bit in Debug Mode

Selects the operating status of the peripheral circuits that operate with PCLK in debug mode.

1 (R/W): Run

0 (R/W): Stop (default)

Setting DBRUN1 to 1 enables the peripheral circuits that operate with PCLK to run even in debug mode. Setting it to 0 will stop them when the S1C17 Core enters debug mode. Set DBRUN1 to 1 to maintain running status for these peripheral circuits in debug mode.

D0 Reserved

Debug Mode Control Register 2 (MISC_DMODE2)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks	
Debug Mode	0x5322	D15–1	-	reserved	-		-	-	0 when being read.	
Control	(16 bits)								-	
Register 2		D0	DBRUN2	Run/stop select in debug mode	1	Run 0	Stop	0	R/W	
(MISC_DMODE2)				(except PCLK peripheral circuits)						

D[15:1] Reserved

D0 DBRUN2: Run/Stop Select Bit in Debug Mode (except PCLK peripheral circuits)

Selects the operating status of the peripheral circuits that operate with a clock other than PCLK in debug mode.

1 (R/W): Run

0 (R/W): Stop (default)

Setting DBRUN2 to 1 enables the peripheral circuits that operate with a clock other than PCLK to run even in debug mode. Setting it to 0 will stop them when the S1C17 Core enters debug mode. Set DBRUN2 to 1 to maintain running status for these peripheral circuits in debug mode.

Some peripheral circuits, such as SPI, I2CS, and T16A, that run with an external input clock will not stop operating even if the S1C17 Core enters debug mode.

The LCD driver continues the operating status at occurrence of the debug interrupt.

IRAM Size Select Register (MISC_IRAMSZ)

Register name	Register name Address Bit Name Function Setting Init R/W Remarks								Remarks
riegister name	Address	Dit	Name	Tunction	001	ung	init.	10/11	Пенна Кэ
IRAM Size	0x5326	D15–9	-	reserved	-	-	-	-	0 when being read.
Select Register	(16 bits)	D8	DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7	-	reserved	-		-	-	0 when being read.
		D6–4	IRAMACTSZ	IRAM actual size	0x2 (= 4KB)		0x2	R	
			[2:0]						
		D3	-	reserved	-	-	-	-	0 when being read.
		D2–0	IRAMSZ[2:0]	IRAM size select	IRAMSZ[2:0]	Size	0x2	R/W	
					0x5	512B			
					0x4	1KB			
					0x3	2KB			
					0x2	4KB			
					Other	reserved			

D[15:9] Reserved

D8 DBADR: Debug Base Address Select Bit

Selects the branching destination address when a debug interrupt occurs. 1(R/W): 0x0 0(R/W): 0xfffc00 (default)

D7 Reserved

D[6:4] IRAMACTSZ[2:0]: IRAM Actual Size Bits

Indicates the actual internal RAM size embedded. (Default: 0x2)

D3 Reserved

D[2:0] IRAMSZ[2:0]: IRAM Size Select Bits

Selects the size of the internal RAM to be used.

IRAMSZ[2:0]	Internal RAM size
0x5	512B
0x4	1KB
0x3	2KB
0x2	4KB
Other	Reserved
	(D - ()) 00)

Table 23.4.2	Internal RAM	Size	Selection
10010 20.4.2	Internal InAlvi	JIZE	Selection

(Default: 0x2)

Note: The MISC_IRAMSZ register is write-protected. To alter this register settings, you must override this write-protection by writing 0x96 to the MISC_PROT register. Normally, the MISC_PROT register should be set to a value other than 0x96, except when altering the MISC_IRAMSZ register. Unnecessary rewriting of the MISC_IRAMSZ register may result in system malfunctions.

Debug RAM Base Register (DBRAM)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Debug RAM	0xffff90	D31–24	-	Unused (fixed at 0)	0x0	0x0	R	
Base Register	(32 bits)	D23-0	DBRAM[23:0]	Debug RAM base address	0xfc0	0x	R	
(DBRAM)				-		fc0		

D[31:24] Not used (Fixed at 0)

D[23:0] DBRAM[23:0]: Debug RAM Base Address Bits

Read-only register containing the beginning address of the debugging work area (64 bytes).

Debug Control Register (DCR)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
Debug Control	0xffffa0	D7	IBE4	Instruction break #4 enable	1	Enable	0	Disable	0	R/W	
Register	(8 bits)	D6	IBE3	Instruction break #3 enable	1	Enable	0	Disable	0	R/W	
(DCR)		D5	IBE2	Instruction break #2 enable	1	Enable	0	Disable	0	R/W	
		D4	DR	Debug request flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
		D3	IBE1	Instruction break #1 enable	1	Enable	0	Disable	0	R/W	
		D2	IBE0	Instruction break #0 enable	1	Enable	0	Disable	0	R/W	
		D1	SE	Single step enable	1	Enable	0	Disable	0	R/W	
		D0	DM	Debug mode	1	Debug mode	0	User mode	0	R	

D7 IBE4: Instruction Break #4 Enable Bit

Enables or disables instruction break #4.

1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR4 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

D6 IBE3: Instruction Break #3 Enable Bit

Enables or disables instruction break #3. 1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR3 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

D5 IBE2: Instruction Break #2 Enable Bit

Enables or disables instruction break #2. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR2 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

D4 DR: Debug Request Flag Bit

Indicates the presence or absence of an external debug request.

- 1 (R): Request generated
- 0 (R): Request not generated (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

This flag is cleared (reset to 0) when 1 is written. It must be cleared before the debug processing routine is terminated by the retd instruction.

D3 IBE1: Instruction Break #1 Enable Bit

Enables or disables instruction break #1. 1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR1 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

D2 IBE0: Instruction Break #0 Enable Bit

Enables or disables instruction break #0. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR0 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

D1 SE: Single Step Enable Bit

Enables or disables single-step operations.

1 (R/W): Enabled

0 (R/W): Disabled (default)

D0 DM: Debug Mode Bit

Indicates the processor operating mode (debug mode or user mode).

- 1 (R): Debug mode
- 0 (R): User mode (default)

Instruction Break Address Register 2 (IBAR2)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffb8	D31-24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23-0	IBAR2[23:0]	Instruction break address #2	0x0 to 0xffffff	0x0	R/W	
Register 2				IBAR223 = MSB				
(IBAR2)				IBAR20 = LSB				

D[31:24] Reserved

D[23:0] IBAR2[23:0]: Instruction Break Address #2 Bits

Sets instruction break address #2. (Default: 0x000000)

Instruction Break Address Register 3 (IBAR3)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffbc	D31–24	-	reserved	_	-	_	0 when being read.
Break Address	(32 bits)	D23–0	IBAR3[23:0]	Instruction break address #3	0x0 to 0xffffff	0x0	R/W	
Register 3				IBAR323 = MSB				
(IBAR3)				IBAR30 = LSB				

D[31:24] Reserved

D[23:0] IBAR3[23:0]: Instruction Break Address #3 Bits

Sets instruction break address #3. (Default: 0x000000)

Instruction Break Address Register 4 (IBAR4)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffd0	D31-24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23-0	IBAR4[23:0]	Instruction break address #4	0x0 to 0xffffff	0x0	R/W	
Register 4				IBAR423 = MSB				
(IBAR4)				IBAR40 = LSB				

D[31:24] Reserved

D[23:0] IBAR4[23:0]: Instruction Break Address #4 Bits

Sets instruction break address #4. (Default: 0x000000)

24 Multiplier/Divider (COPRO)

24.1 Overview

The S1C17711 has an embedded coprocessor that provides multiplier/divider functions. The following shows the features of the multiplier/divider:

• Multiplication:

Supports signed/unsigned multiplications. (16 bits \times 16 bits = 32 bits) Can be executed in 1 cycle.

• <u>Multiplication and accumulation (MAC)</u>: Supports signed MAC operations with overflow detection function (16 bits × 16 bits + 32 bits = 32 bits)

Can be executed in 1 cycle.

• Division:

Supports signed/unsigned divisions. (16 bits ÷ 16 bits = 16 bits with 16-bit residue) Can be executed in 17 to 20 cycles.



Figure 24.1.1 Multiplier/Divider Block Diagram

24.2 Operation Mode and Output Mode

The Multiplier/divider operates according to the operation mode specified by the application program. As listed in Table 24.2.1, the multiplier/divider supports nine operations.

The multiplication, division and MAC results are 32-bit data, therefore, the S1C17 Core cannot read them in one access cycle. The output mode is provided to specify the high-order 16 bits or low-order 16 bits of the operation results to be read from the multiplier/divider.

The operation and output modes can be specified with a 7-bit data by writing it to the mode setting register in the multiplier/divider. Use a "ld.cw" instruction for this writing.

ld.cw%rd, %rs%rs[6:0] is written to the mode setting register. (%rd: not used)ld.cw%rd, imm7imm7[6:0] is written to the mode setting register. (%rd: not used)

6	4	3		0
Output mode setting value			Operation mode setting value	

Figure 24.2.1 Mode Setting Register

Setting value (D[6:4])	Output mode	Setting value (D[3:0])	Operation mode
0x0	16 low-order bits output mode	0x0	Initialize mode 0
	The low-order 16-bits of operation results		Clears the operation result register to 0x0.
	can be read as the coprocessor output.		
0x1	16 high-order bits output mode	0x1	Initialize mode 1
	The high-order 16-bits of operation results		Loads the 16-bit augend into the low-order
	can be read as the coprocessor output.		16 bits of the operation result register.
0x2–0x7	Reserved	0x2	Initialize mode 2
			Loads the 32-bit augend into the operation
			result register.
		0x3	Operation result read mode
			Outputs the data in the operation result reg-
			ister without computation.
		0x4	Unsigned multiplication mode
			Performs unsigned multiplication.
		0x5	Signed multiplication mode
			Performs signed multiplication.
		0x6	Reserved
		0x7	Signed MAC mode
			Performs signed MAC operation.
		0x8	Unsigned division mode
			Performs unsigned division.
		0x9	Signed division mode
			Performs signed division.
		0xa–0xf	Reserved

Table 24.2.1 Mode Settings

24.3 Multiplication

The multiplication function performs "A (32 bits) = B (16 bits) \times C (16 bits)."

To perform a multiplication, set the operation mode to 0x4 (unsigned multiplication) or 0x5 (signed multiplication). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.



Figure 24.3.1 Data Path in Multiplication Mode

res: operation result register

Mode setting value	Instruction		Operations	Flags	Remarks
0x04	ld.ca	%rd,%rs	$res[31:0] \leftarrow \%rd \times \%rs$	psr (CVZN) \leftarrow 0b0000	The operation result register
or 0x05			%rd ← res[15:0]		keeps the operation result until
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16$		it is rewritten by other opera-
	ld.ca	%rd, <i>imm7</i>	%rd ← res[15:0]		tion.
0x14	ld.ca	%rd,%rs	res[31:0] ← %rd × %rs		
or 0x15			%rd ← res[31:16]		
	(ext	imm9)	res[31:0] \leftarrow %rd \times <i>imm7/16</i>		
	ld.ca	%rd, <i>imm</i> 7	%rd ← res[31:16]		

Table 2/ 3 1	Operation in Multiplication Mode
Table 24.3.1	Operation in Multiplication Mode

Example:

· • •			
ld.cw	%r0,0x4	;	Sets the modes (unsigned multiplication mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ " and loads the 16 low-order bits of the result to $\%r0$.
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

24.4 Division

The division function performs "B (16 bits) ÷ C (16 bits) = A (16 bits), residue D (16 bits)."

To perform a division, set the operation mode to 0x8 (unsigned division) or 0x9 (signed division). Then send the 16-bit dividend (B) and 16-bit divisor (C) to the multiplier/divider using a "ld.ca" instruction. The quotient and the residue will be stored in the low-order 16 bits and the high-order 16 bits of the operation result register, respectively. The 16-bit quotient or residue according to the output mode specification and the flag status will be returned to the CPU registers. Another 16-bit result should be read by setting the multiplier/divider into operation result read mode.



Figure 24.4.1 Data Path in Division Mode

Table 24.4.1	Operation i	in Division	Mode
--------------	-------------	-------------	------

Mode setting value	Instruction		Operations	Flags	Remarks
0x08	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs	psr (CVZN) \leftarrow 0b0000	The operation result register
or 0x09			%rd \leftarrow res[15:0] (quotient)		keeps the operation result until
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		it is rewritten by other opera-
	ld.ca	%rd, <i>imm7</i>	%rd \leftarrow res[15:0] (quotient)		tion.
0x018	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs		
or 0x19			%rd \leftarrow res[31:16] (residue)		
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		
	ld.ca	%rd,imm7	$\%$ rd \leftarrow res[31:16] (residue)		

res: operation result register

24 MULTIPLIER/DIVIDER (COPRO)

Example:

ld.cw	%r0,0x8	;	Sets the modes (unsigned division mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \div \%r1$ " and loads the 16 low-order bits of the result (quotient) to $\%r0$.
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result (residue) to %r1.

24.5 MAC

The MAC (multiplication and accumulation) function performs "A (32 bits) = B (16 bits) \times C (16 bits) + A (32 bits)."

Before performing a MAC operation, the initial value (A) must be set to the operation result register.

To clear the operation result register (A = 0), just set the operation mode to 0x0. It is not necessary to send 0x0 to the multiplier/divider with another instruction.

To load a 16-bit value or a 32-bit value to the operation result register, set the operation mode to 0x1 (16 bits) or 0x2 (32 bits), respectively. Then send the initial value to the multiplier/divider using a "ld.cf" instruction.



Figure 24.5.1 Data Path in Initialize Mode

Table 24.5.1	Initializing the	Operation	Result Register
--------------	------------------	-----------	------------------------

Mode setting value	Instruction		Operations	Remarks
0x0	-		res[31:0] ← 0x0	Setting the operating mode executes the initialization without sending data.
0x1	ld.cf	%rd,%rs	res[31:16] ← 0x0 res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i>) %rd, <i>imm</i> 7	res[31:16] ← 0x0 res[15:0] ← <i>imm7/16</i>	
0x2	ld.cf	%rd,%rs	res[31:16] ← %rd res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i>) %rd, <i>im</i> m7	res[31:16] ← %rd res[15:0] ← <i>imm7/16</i>	

res: operation result register

To perform a MAC operation, set the operation mode to 0x7 (signed MAC). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.

The overflow (V) flag in the PSR may be set to 1 according to the result. Other flags are set to 0.

When repeating the MAC operation without operation result read mode inserted, send multiplicand and multiplier data for number of required times. In this case it is not necessary to set the MAC mode every time.



Figure 24.5.2 Data Path in MAC Mode

Table	24	5.2	Operation	in	MAC	Mode
iubic	4-7-	0.2	operation		1017 10	wiouc

Mode setting value	Instruction		Instruction Operations		Remarks	
0x07	ld.ca	%rd,%rs		psr (CVZN) \leftarrow 0b0100 if an overflow has oc-	The operation result register keeps the	
	(ext ld.ca	,	res[31:0] ← %rd × <i>imm7/16</i> + res[31:0] %rd ← res[15:0]	curred	operation result un- til it is rewritten by	
0x17	ld.ca		res[31:0] ← %rd × %rs + res[31:0] %rd ← res[31:16]	Otherwise psr (CVZN) ← 0b0000	other operation.	
	(ext ld.ca	<i>imm9</i>) %rd, <i>imm</i> 7	res[31:0] ← %rd × <i>imm7/16</i> + res[31:0] %rd ← res[31:16]	-		

res: operation result register

Example:

ld.cw	%r0,0x7	;	Sets the modes (signed MAC mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ + res" and loads the 16 low-order bits of the result to $\%r0$.
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

Conditions to set the overflow (V) flag

An overflow occurs in a MAC operation and the overflow (V) flag is set to 1 when the signs of the multiplication result, operation result register value, and multiplication & accumulation result match the following conditions:

Mode setting value	Sign of multiplication result	Sign of operation result	Sign of multiplication & ac-				
woue setting value	Sign of multiplication result	register value	cumulation result				
0x07	0 (positive)	0 (positive)	1 (negative)				
0x07	1 (negative)	1 (negative)	0 (positive)				

Table 24 5 2	Conditions to	Sat the	Overflow	$\Lambda\Lambda$	Floo
Table 24.5.3	Conditions to	Setthe	Overnow	(v)	Flag

An overflow occurs when a MAC operation performs addition of positive values and a negative value results, or it performs addition of negative values and a positive value results. The coprocessor holds the operation result when the overflow (V) flag is cleared.

Conditions to clear the overflow (V) flag

The overflow (V) flag that has been set will be cleared when an overflow has not been occurred during execution of the "ld.ca" instruction for MAC operation or when the "ld.ca" or "ld.cf" instruction is executed in an operation mode other than operation result read mode.

24.6 Reading Results

The "ld.ca" instruction cannot load a 32-bit operation result to a CPU register, so a multiplication or MAC operation returns the one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode. The operation result register keeps the loaded operation result until it is rewritten by other operation.



Figure 24.6.1 Data Path in Operation Result Read Mode

Table 24.6.1	Operation in Operation Result Read Mode
--------------	---

N	Node setting value	g Instruction Operations		Flags	Remarks	
	0x03	ld.ca %rd,%rs	%rd ← res[15:0]	psr (CVZN) \leftarrow 0b0000	This operation mode does not	
		ld.ca %rd, <i>imm</i> 7	%rd ← res[15:0]		affect the operation result reg-	
Γ	0x13	ld.ca %rd,%rs	%rd ← res[31:16]		ister.	
		ld.ca %rd, <i>imm7</i>	%rd ← res[31:16]			

res: operation result register

25 Electrical Characteristics

25.1 Absolute Maximum Ratings

				(Vss = 0V)
Item	Symbol	Condition	Rated value	Unit
Power supply voltage	VDD		-0.3 to 4.0	V
Analog power supply voltage	AVDD	AVDD = VDD	-0.3 to 4.0	V
LCD power supply voltage	VC4		-0.3 to 6.0	V
Input voltage	VI		-0.3 to VDD + 0.3	V
Output voltage	Vo		-0.3 to VDD + 0.3	V
High level output current	Іон	1 pin	-5	mA
		Total of all pins	-20	mA
Low level output current	lol	1 pin	5	mA
		Total of all pins	20	mA
Permissible loss *1	Vo		200	mW
Operating temperature	Та		-25 to 70	°C
Storage temperature	Tstg		-65 to 150	°C
Soldering temperature/time	Tsol		260°C, 10 seconds (lead section)	-

*1 In case of plastic package

25.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Operating power supply voltage	Vdd	Normal operation mode	1.8		3.6	V
		Flash programming mode	2.7		3.6	V
Analog power supply voltage	AVDD	AVDD = VDD	1.8		3.6	V
Operating frequency	fosc3	Crystal/ceramic oscillation	0.2		8.2	MHz
	fosc1	Crystal oscillation		32.768		kHz
Capacitor between Vss and Vp1 *1	C1			0.1		μF
Capacitor between Vss and Vc1 *1	C2			0.1		μF
Capacitor between Vss and Vc2 *1	C3			0.1		μF
Capacitor between Vss and Vc3 *1	C4			0.1		μF
Capacitor between Vss and Vc4 *1	C5			0.1		μF
Capacitor between CA and CB *1	C ₆			0.1		μF
Capacitor between CA and CC *1	C7			0.1		μF
Capacitor between CD and CE *1	C8			0.1		μF

*1 The capacitors are not required when LCD driver is not used. In this case, leave the Vc1 to Vc4 and CA to CE pins open.

25.3 Current Consumption

Unless otherwise specified: $V_{DD} = 1.8$ to 3.6V, $V_{SS} = 0V$, $Ta = 25^{\circ}C$, $C_1-C_8 = 0.1\mu$ F, No LCD panel load, PCKEN[1:0] = 0x3 (ON), VD1MD = 0, FLCYC[2:0] = 0x4 (1 cycle), CCLKGR[1:0] = 0x0 (gear ratio 1/1)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Current consumption in SLEEP mode	ISLP	OSC1 = OFF, IOSC = OFF, OSC3 = OFF		1.0	3.0	μA
Current consumption in HALT mode	HALT1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x0 (OFF)		2.0	4.0	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF		3.0	6.0	μA
	HALT2	OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic)		450	650	μA
	I HALT3	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF		200	300	μA
Current consumption	IEXE1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CPU = OSC1		12	20	μA
during execution *1		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CCLKGR[1:0] = 0x2 (gear ratio 1/4), CPU = OSC1		7	10	μA
	IEXE2	OSC1 = 32kHz, IOSC = OFF, OSC3 = 1MHz (ceramic), CPU = OSC3		400	600	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), CPU = OSC3		2800	3500	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), CCLKGR[1:0] = 0x2 (gear ratio 1/4), CPU = OSC3		1400	2100	μA
	I EXE3	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF, CPU = IOSC		1000	1400	μA
	IEXE11	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, VD1MD = 1, CPU = OSC1		30	40	μA
	IEXE21	OSC1 = 32kHz, IOSC = OFF, OSC3 = 1MHz (ceramic), VD1MD = 1, CPU = OSC3		750	1100	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic), VD1MD = 1, CPU = OSC3		4800	6000	μA
	IEXE31	OSC1 = 32kHz, IOSC = ON, OSC3 = OFF, VD1MD = 1, CPU = IOSC		1800	2400	μA
Current consumption during execution in heavy load protection mode *1	IEXE1H	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CPU = OSC1, HVLD = 1		20	30	μA

*1 The values of current consumption during execution were measured when a test program consisting of 60.5% ALU instructions, 17% branch instructions, 12% memory read instructions, and 10.5% memory write instructions was executed continuously in the Flash memory.

Current consumption-temperature characteristic in HALT mode (OSC1 operation)

Current consumption-temperature characteristic during execution with OSC1

OSC1 = 32.768kHz crystal, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x0, VD1MD = 0, CCLKGR[1:0] = 0x0, Typ. value



OSC1 = 32.768kHz crystal, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x3, CCLKGR[1:0] = 0x0, Typ. value



Current consumption-temperature characteristic during execution with OSC1 + clock gear

OSC1 = 32.768kHz crystal, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x3 (ON), VD1MD = 0, Typ. value



Current consumption-frequency characteristic during execution with OSC3 + clock gear OSC3 = crystal/ceramic, IOSC = OFF, OSC1 = OFF,

 $\mathsf{PCKEN}[1:0] = 0x3 \text{ (ON), VD1MD} = 0, \text{ Ta} = 25^\circ\text{C}, \text{ Typ. value}$



Current consumption-frequency characteristic during execution with OSC3

OSC3 = crystal/ceramic, IOSC = OFF, OSC1 = OFF, PCKEN[1:0] = 0x3 (ON), CCLKGR[1:0] = 0x0, Ta = 25°C, Typ. value



Current consumption-temperature characteristic during execution with IOSC + clock gear IOSC = internal oscillator, OSC1 = OFF, OSC3 = OFF,

PCKEN[1:0] = 0x3 (ON), VD1MD = 0, Typ. value



25.4 Oscillation Characteristics

Oscillation characteristics change depending on conditions (board pattern, components used, etc.). Use the following characteristics as reference values. See Appendix E for recommended resonators.

OSC1 crystal oscillation

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, CD1 = built-in, Rf1 = built-in

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta				3	S
Built-in drain capacitance	CD1	In case of the chip		10		pF
Built-in feedback resistance	Rf1			10		MΩ

OSC3 crystal oscillation

Unless otherwise specified: $V_{DD} = 1.8$ to 3.6V, $V_{SS} = 0V$, $Ta = 25^{\circ}C$, $C_{G3} = C_{D3} = 15pF$, $R_{f3} = built-in$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta				20	ms
Built-in feedback resistance	Rf3			1		MΩ

25 ELECTRICAL CHARACTERISTICS

OSC3 ceramic oscillation

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, Rf3 = built-in

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	t sta				1	ms
Built-in feedback resistance	Rfз			1		MΩ

IOSC oscillation

Unless otherwise specified: $V_{DD} = 1.8$ to 3.6V, $V_{SS} = 0V$, Ta = 25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	t sta				5	μs
Oscillation frequency	fiosc	Normal operation mode	2.16	2.70	3.24	MHz

IOSC oscillation frequency-temperature characteristic

Typ. value



25.5 External Clock Input Characteristics



Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, VIH = 0.8VDD, VIL = 0.2VDD, Ta = -25 to 70°C

Item	Symbol	Min.	Тур.	Max.	Unit
EXCLx input High pulse width	tесн	60			ns
EXCLx input Low pulse width	t ECL	60			ns
UART transfer rate	R∪			460800	bps
UART transfer rate (IrDA mode)	RUIrDA			115200	bps
Input rise time	tcr			80	ns
Input fall time	t CF			80	ns
EXOSC3 external clock cycle time	texosc3	125			ns
EXOSC3 external clock input duty	texosc3D	46		54	%

25.6 Input/Output Pin Characteristics

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level input voltage	Viн	Pxx	0.8Vdd		Vdd	V
Low level input voltage	Vi∟	Pxx	0		0.2VDD	V
High level Schmitt input threshold voltage	VT1+	#RESET	0.5VDD		0.9VDD	V
Low level Schmitt input threshold voltage	VT1-	#RESET	0.1VDD		0.5VDD	V
High level Schmitt input threshold voltage *1	VT2+	Pxx	0.5VDD		0.9VDD	V
Low level Schmitt input threshold voltage *1	VT2-	Pxx	0.1VDD		0.5VDD	V
Hysteresis voltage	ΔVτ	Pxx, #RESET	0.1			V
High level output current	Іон	Pxx, Voh = 0.9Vdd			-0.5	mA
Low level output current	IOL	Pxx, VOL = 0.1 VDD	0.5			mA
Leakage current	ILEAK	Pxx, #RESET	-100		100	nA
Input pull-up resistance	Rin	Pxx, #RESET	100		500	kΩ
Pin capacitance	CIN	P <i>xx</i> , VIN = 0V, f = 1MHz, Ta = 25°C			15	pF
Reset low pulse width	tsr	$V_{IH} = 0.8V_{DD}, V_{IL} = 0.2V_{DD}$	100			μs
Operating power voltage	Vsr		1.8			V
Power-on reset time	t PSR		1.0			ms

*1 When Schmitt input is enabled

Schmitt input threshold voltage



High-level output current characteristic

Ta = 70°C, Max. value



Low-level output current characteristic

Ta = 70°C, Min. value



Reset pulse



Power-on reset timing



Note: Be sure to set the #RESET pin to 0.1 VDD or less when performing a power-on reset after the power is turned off.

25.7 SPI Characteristics



Master mode

Unless otherwise specified: $V_{DD} = 1.8$ to 3.6V, $V_{SS} = 0V$, Ta = -25 to 70°C

Item	Symbol	Min.	Тур.	Max.	Unit
SPICLKx cycle time	t SPCK	500			ns
SDIx setup time	tsps	70			ns
SDIx hold time	tsdн	10			ns
SDOx output delay time	tsdo			20	ns

Slave mode

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C

Item	Symbol	Min.	Тур.	Max.	Unit
SPICLKx cycle time	t SPCK	500			ns
SDIx setup time	tsps	10			ns
SDIx hold time	t SDH	10			ns
SDOx output delay time	tspo			80	ns

25.8 I²C Characteristics



Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to $70^{\circ}C$

Item	Symbol	Min.	Тур.	Max.	Unit
SCL cycle time	tsc∟	2500			ns
Start condition hold time	tsтн	1/fsys			ns
Data output delay time	tsdd	1/fsys			ns
Stop condition hold time	tspн	1/fsys			ns

* fsys: System operating clock frequency

25.9 LCD Driver Characteristics

The typical values in the following LCD driver characteristics varies depending on the panel load (panel size, drive duty, number of display pixels and display contents), so evaluate them by connecting to the actually used LCD panel.

LCD drive voltage

Unless otherwise specified: $V_{DD} = 2.9$ to 3.6V, $V_{SS} = 0V$, $Ta = 25^{\circ}C$, $C_1-C_8 = 0.1\mu$ F, Checker pattern displayed, No panel load, VCSEL = 1 (Vc2 reference voltage)

Item	Symbol	Conditio	n	Min.	Тур.	Max.	Unit
LCD drive voltage	VC1	Connect $1M\Omega$ load resistor betw	een Vss and Vc1	0.240 ×		0.260 ×	V
(Vc2 reference voltage)				Vc4(Typ.)		Vc4(Typ.)	
	VC2	Connect $1M\Omega$ load resistor betw	een Vss and Vc2	0.482×		0.524 ×	V
				Vc4(Typ.)		Vc4(Typ.)	
	Vсз	Connect 1MΩ load resistor betw	een Vss and Vc3	0.710×		0.786 ×	V
				Vc4(Typ.)		Vc4(Typ.)	
	VC4	Connect $1M\Omega$ load resistor	LC[3:0] = 0x0		3.58		V
		between Vss and Vc4	LC[3:0] = 0x1		3.70		V
			LC[3:0] = 0x2		3.82		V
			LC[3:0] = 0x3		3.94	1	V
			LC[3:0] = 0x4		4.06		V
			LC[3:0] = 0x5	1	4.18		V
			LC[3:0] = 0x6		4.30		V
			LC[3:0] = 0x7	Typ.×	4.42	Typ. ×	V
			LC[3:0] = 0x8	0.94	4.53	1.06	V
			LC[3:0] = 0x9	1	4.65	1	V
			LC[3:0] = 0xa	1	4.77	1	V
			LC[3:0] = 0xb		4.89		V
			LC[3:0] = 0xc		5.01		V
			LC[3:0] = 0xd	1	5.13	1	V
			LC[3:0] = 0xe	1	5.25	1	V
			LC[3:0] = 0xf	1	5.37	1	V

Unless otherwise specified: $V_{DD} = 1.8$ to 3.6V, $V_{SS} = 0V$, $Ta = 25^{\circ}C$, $C_1-C_8 = 0.1\mu$ F, Checker pattern displayed, No panel load, VCSEL = 0 (V_{C1} reference voltage)

Item	Symbol	Conditio	n	Min.	Тур.	Max.	Unit
LCD drive voltage	VC1	Connect 1MΩ load resistor betw	een Vss and Vc1	0.252×		0.273×	V
(Vc1 reference voltage)				Vc4(Typ.)		Vc4(Typ.)	
	VC2	Connect $1M\Omega$ load resistor betw	een Vss and Vc2	0.484 ×		0.526 ×	V
				Vc4(Typ.)		Vc4(Typ.)	
	Vсз	Connect 1MΩ load resistor betw	een Vss and Vc3	0.731 ×		0.809 ×	V
				Vc4(Typ.)		Vc4(Typ.)	
	VC4	Connect $1M\Omega$ load resistor	LC[3:0] = 0x0		3.44		V
		between Vss and Vc4	LC[3:0] = 0x1		3.55		V
			LC[3:0] = 0x2		3.67		V
			LC[3:0] = 0x3		3.78	1	V
			LC[3:0] = 0x4		3.90		V
			LC[3:0] = 0x5	1	4.01	1	V
			LC[3:0] = 0x6	1	4.13		V
			LC[3:0] = 0x7	Typ. ×	4.24	Тур. ×	V
			LC[3:0] = 0x8	0.94	4.36	1.06	V
			LC[3:0] = 0x9		4.47		V
			LC[3:0] = 0xa		4.59		V
			LC[3:0] = 0xb		4.70		V
			LC[3:0] = 0xc		4.82	1	V
			LC[3:0] = 0xd	1	4.93	1	V
			LC[3:0] = 0xe	1	5.05	1	V
			LC[3:0] = 0xf	1	5.16	1	V
LCD drive voltage-supply voltage characteristic (Vc2 reference voltage)

When a 1 M Ω load resistor is connected between Vss and Vc4 (no panel load), Ta = 25°C, Typ. value



LCD drive voltage-temperature characteristic

LCx = 0xf, Typ. value (Vc2 reference voltage, Vc1 reference voltage)



LCD drive voltage-supply voltage characteristic (Vc1 reference voltage)

When a 1 M Ω load resistor is connected between Vss and Vc4 (no panel load), Ta = 25°C, Typ. value



LCD drive voltage-load characteristic

When a load is connected to the Vc4 pin only



SEG/COM output characteristics

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C

Item	Symbol	Symbol Condition		Тур.	Max.	Unit
Segment/Common output current	ISEGH	SEGxx, COMxx, VSEGH = VC4 - 0.1V			-5	μA
	ISEGL	SEGxx, COMxx, Vsegl = 0.1V	5			μA

LCD driver circuit current consumption

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C, C1–C8 = 0.1µF, No LCD panel load, PCKEN[1:0] = 0x0 (OFF), FLCYC[2:0] = 0x4 (1 cycle), CCLKGR[1:0] = 0x0 (gear ratio 1/1)

Item Symbol		Condition	Min.	Тур.	Max.	Unit
LCD circuit current with Vc2 reference voltage *1	ILCD2	DSPC[1:0] = 0x1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, Vdd = 2.9 to 3.6V, VCSEL = 1		7	11	μΑ
Heavy load protection mode LCD circuit current with Vc2 reference voltage *1	ILCD2H	DSPC[1:0] = 0x1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, VDD = 2.9 to 3.6V, LHVLD = 1, VCSEL = 1		18	25	μΑ
LCD circuit current with Vc1 reference voltage *1	ILCD1	DSPC[1:0] = 0x1 (checker pattern), LC[3:0] = 0xf, OSC1 = 32kHz, V _{DD} = 1.8 to 3.6V, VCSEL = 0		14	21	μA

25 ELECTRICAL CHARACTERISTICS

Item Symbol Condition		Min.	Тур.	Max.	Unit	
Heavy load protection mode	ILCD1H	DSPC[1:0] = 0x1 (checker pattern),		21	29	μA
LCD circuit current with Vc1 reference		LC[3:0] = 0xf, OSC1 = 32kHz, VDD = 1.8				
voltage *1		to 3.6V, LHVLD = 1, VCSEL = 0				

*1 This value is added to the current consumption in HALT mode or current consumption during execution when the LCD circuit is active. Current consumption increases according to the display contents and panel load.

LCD current consumption-load characteristic

When a load is connected to the Vc4 pin only $V_{DD} = 3.6V$, Ta = 25°C, Typ. value



25.10 A/D Converter Characteristics

Analog characteristics

Unless otherwise specified: VDD = AVDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to 70°C, ADST[2:0] = 0x7 (9 cycles)

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Resolution	-			10		bits
A/D conversion clock	fadclk		16		2000	kHz
Sampling rate *1	f SMP		0.8		100	ksps
Zero-scale error	Ezs				±3	LSB
Full-scale error	EFS				±3	LSB
Integral linearity error *2	EINL	AVDD = 2.7 to 3.6 V			±1.5	LSB
		AVDD = 1.8 to 3.6 V			±2.0	LSB
Differential linearity error	Ednl				±1.0	LSB
Analog input resistance	RAIN				11	kΩ
Analog input capacitance	CAIN				20	pF

*1 Condition for Max. value: A/D converter clock frequency fADCLK = 2MHz. Condition for Min. value: A/D converter clock frequency fADCLK = 16kHz.

*2 Integral linearity error is measured at the end point line.

A/D converter current consumption

Unless otherwise specified: $V_{DD} = AV_{DD} = 1.8$ to 3.6V, $V_{SS} = 0V$, $Ta = 25^{\circ}C$, ADST[2:0] = 0x7 (9 cycles), PCKEN[1:0] = 0x3 (ON), $A_{IN} = AV_{DD}/2V$

Item	Symbol	Symbol Condition		Тур.	Max.	Unit
A/D converter operating current *1	IADC	$V_{DD} = AV_{DD} = 3.6V,$		200	350	μA
		fsмp = 100ksps				

*1 This value is added to the current consumption in HALT mode (only when PCKEN[1:0] = 0x3 (ON)) or current consumption during execution when the A/D converter is active.

A/D converter current consumption-voltage characteristic

AIN = AVDD/2V, Ta = 25°C, Typ. value



25.11 R/F Converter Characteristics

Analog characteristics

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = -25 to $70^{\circ}C$

Item	Symbol	Condition		Min.	Тур.	Max.	Unit
Reference and sensor oscillation frequency *1	f rfclk			1		4000	kHz
Reference and sensor oscillation	$\Delta freclk/\Delta IC$	Resistive sensor DC/AC	VDD = 3.6V	-25		25	%
frequency IC deviation *2		oscillation mode	VDD = 1.8V	-50		50	%
		Capacitive sensor DC	VDD = 3.6V	-25		25	%
		oscillation mode	VDD = 1.8V	-50		50	%
Reference resistor and resistive sensor resistance *3	Rref, Rsen	Resistive sensor DC/Capacitive sensor DC oscillation mode		1			kΩ
		Resistive sensor AC oscillat	tion mode	10			kΩ
Reference capacitor and capacitive	CREF, CSEN	Resistive sensor DC/AC osci	llation mode	100			pF
sensor capacitance *3		Capacitive sensor DC oscill	ation mode	100		2000	pF
Time base counter clock frequency	fтссlк					8.2	MHz
RFIN pin high level Schmitt input voltage	VT+			0.5•Vdd		0.9•Vdd	V
RFIN pin low level Schmitt input voltage	VT-			0.1•VDD		0.5•Vdd	V

*1 The oscillation frequency/IC deviation characteristic value may increase due to variations in oscillation frequency caused by leakage if the oscillation frequency is 1 kHz or lower.

*2 In these characteristics, unevenness between production lots, and variations in board, resistances and capacitances used in the measurement environment are taken into account (variations in temperature are not included).

*3 The CR oscillation can be performed if the resistance or capacitance is out of the range shown in the table (see characteristic curves), note, however, that the oscillation frequency/IC deviation characteristic value may increase due to parasitic elements on the board and those in the IC.

RFC reference/sensor oscillation frequencyresistance characteristic

(Resistive sensor DC/AC oscillation mode)

CREF/CSEN = 1000pF, Ta = 25°C, Typ. value



RFC reference/sensor oscillation frequencytemperature characteristic

(Resistive sensor DC/AC oscillation mode) RREF/RSEN = 100kΩ, CREF/CSEN = 1000pF, Typ. value



R/F converter current consumption

Unless otherwise specified: VDD = 3.6V, VSS = 0V, Ta = 25°C, PCKEN[1:0] = 0x0 (OFF), CREF/CSEN = 1000pF, RREF/RSEN = 100kΩ

Symbol Condition Min. Unit Item Max. Тур. Resistive sensor DC/AC oscillation mode μĀ R/F converter operating current *1 IRFC 250 300 Capacitive sensor DC oscillation mode 270 350 μΑ

*1 This value is added to the current consumption in HALT mode or current consumption during execution when the R/F converter is active. Current consumption depends on the Vod voltage, reference capacitance/sensor capacitance, and reference/sensor oscillation frequency.

RFC reference/sensor oscillation frequencycapacitance characteristic

(Capacitive sensor DC oscillation mode)

 $R_{\text{REF}}/R_{\text{SEN}}$ = 100k $\Omega,$ Ta = 25°C, Typ. value



RFC reference/sensor oscillation frequencytemperature characteristic

(Capacitive sensor DC oscillation mode)

 $R_{REF}/R_{SEN} = 100k\Omega$, $C_{REF}/C_{SEN} = 1000pF$, Typ. value



RFC reference/sensor oscillation current consumption-frequency characteristic (Resistive sensor DC/AC oscillation mode)

RFC reference/sensor oscillation current consumption-frequency characteristic (Capacitive sensor DC oscillation mode)

CREF = 1000pF, Typ. value



25.12 SVD Circuit Characteristics

Analog characteristics

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SVD voltage	Vsvd	SVDC[3:0] = 0x0		-		V
		SVDC[3:0] = 0x1		1.8		V
		SVDC[3:0] = 0x2		1.9		V
		SVDC[3:0] = 0x3		2.0		V
		SVDC[3:0] = 0x4		2.1		V
		SVDC[3:0] = 0x5		2.2		V
		SVDC[3:0] = 0x6		2.3		V
		SVDC[3:0] = 0x7		2.4	-	V
		SVDC[3:0] = 0x8	Typ. × 0.96	2.5	Typ. × 1.04	V
		SVDC[3:0] = 0x9	0.90	2.6	1.04	V
		SVDC[3:0] = 0xa		2.7		V
		SVDC[3:0] = 0xb		2.8		V
		SVDC[3:0] = 0xc		2.9		V
		SVDC[3:0] = 0xd		3.0		V
		SVDC[3:0] = 0xe		3.1		V
		SVDC[3:0] = 0xf		3.2		V
SVD circuit-enable response time *1	t SVDEN				500	μs
SVD circuit response time *2	tsvp				60	μs

This time is required to obtain stable detection results after SVDEN is altered from 0 to 1. *1

*2 This time is required to obtain stable detection results after SVDC[3:0] is altered.

SVD voltage-ambient temperature characteristic

SVDC[3:0] = 0xf, Typ. value



SVD circuit current consumption

Unless otherwise specified: VDD = 1.8 to 3.6V, Vss = 0V, Ta = 25°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SVD circuit current *1	Isvd	VDD = 3.6V, SVDC[3:0] = 0x1		8	15	μA

*1 This value is added to the current consumption during execution or current consumption during execution in heavy load protection mode when the SVD circuit is active.

25.13 Flash Memory Characteristics

Analog characteristics

Unless otherwise specified: VDD = 2.7 to 3.6V (VD1MD = 1), Vss = 0V, Ta = -25 to 70°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Erase time *1	tse	Erase 4K bytes			25	ms
Programming time *1	tвР	Program 16 bits			20	μs
Erase/program count *2	CFEP		1000			times

*1 Data transfer and data verification are included and erase/program start control time is not included.

*2 The erase/program count assumes that "erasing + programming" or "overwrite programming" is one count and the programmed data is guaranteed to be retained for 10 years.

Flash memory current consumption

Unless otherwise specified: $V_{DD} = 2.7$ to 3.6V (VD1MD = 1), Vss = 0V, Ta = 25°C, FLCYC[2:0] = 0x4 (1 cycle), CCLKGR[1:0] = 0x0 (gear ratio 1/1)

Item	Item Symbol Condition		Min.	Тур.	Max.	Unit
Flash memory erasing current *1	IFERS	When CPU runs with 8MHz, VD1MD = 1		7	14	mA
Flash memory programming current *2	IFPRG	When CPU runs with 8MHz, VD1MD = 1		7	14	mA

*1 This value is added to the current consumption during execution when the Flash memory is being erased in self-programming mode.

*2 This value is added to the current consumption during execution when the Flash memory is being programmed in self-programming mode.

26 Basic External Connection Diagram



Symbol	Name	Recommended value	Symbol	Name	Recommended value
X'tal1	Crystal resonator	32.768 kHz	CP	Bypass capacitor	0.47 μF
CG1	Trimmer capacitor or fixed capacitor	0 to 25 pF	C1	VD1 stabilizing capacitor	0.1 μF
X'tal3	Crystal oscillator	0.2 to 8 MHz	C2-C5	Vc1-Vc4 stabilizing capacitors	0.1 μF
Ceramic3	Ceramic resonator	0.2 to 8 MHz	C6-C8	Booster capacitors	0.1 μF
R _{D3}	Drain resistor	*	R1	DSIO pull-up resistor	10 kΩ
CG3	Gate capacitor	*	CREF1-2	Reference capacitors	-
Срз	Drain capacitor	*	RREF1-2	Reference resistors	-
Cres	Power-on reset capacitor	0.47 μF	RTMP1-3	Resistive sensors	-

* See "Recommended Resonators" in Appendix for the recommended values.

(Unit: mm)

27 Package

TQFP15-128pin package



VFBGA10H-144 package





000000000000

0000000000000 000000000000

000000000000

000000000000

000000000000

000000000000

0000000000000

1 2 3 4 5 6 7 8 9 10 11 12

Symbol	Dimen	sion in Milli	meters
Symbol	Min	Nom	Max
D	-	10	-
E	-	10	-
A	-	-	1.2
A1	- 0.3		-
е	-	0.8	-
b	0.38	-	0.48
х	-	_	0.08
у	-	-	0.1
SD	-	0.4	-
SE	-	0.4	-

З

Θ

Н G

F

Е

D

С В

А

A1 Corner

Appendix A List of I/O Registers

Internal peripheral circuit area 1 (0x4000-0x43ff)

Peripheral	Address		Register name	Function
MISC register (8-bit device)	0x4020	MISC_DMODE	Debug Mode Control Register 1	Enables peripheral operations in debug mode (PCLK).
UART	0x4100	UART_ST0	UART Ch.0 Status Register	Indicates transfer, buffer and error statuses.
(with IrDA)	0x4101	UART_TXD0	UART Ch.0 Transmit Data Register	Transmit data
Ch.0	0x4102	UART_RXD0	UART Ch.0 Receive Data Register	Receive data
(8-bit device)	0x4103	UART_MOD0	UART Ch.0 Mode Register	Sets transfer data format.
	0x4104	UART_CTL0	UART Ch.0 Control Register	Controls data transfer.
	0x4105	UART_EXP0	UART Ch.0 Expansion Register	Sets IrDA mode.
	0x4106	UART_BR0	UART Ch.0 Baud Rate Register	Sets baud rate.
	0x4107	UART_FMD0	UART Ch.0 Fine Mode Register	Sets fine mode.
16-bit timer	0x4200	T16_CLK0	T16 Ch.0 Count Clock Select Register	Selects a count clock.
Ch. 0	0x4202	T16_TR0	T16 Ch.0 Reload Data Register	Sets reload data.
(16-bit device)	0x4204	T16 TC0	T16 Ch.0 Counter Data Register	Counter data
	0x4206	T16_CTL0	T16 Ch.0 Control Register	Sets the timer mode and starts/stops the time
	0x4208	T16_INT0	T16 Ch.0 Interrupt Control Register	Controls the interrupt.
16-bit timer	0x4220	T16_CLK1	T16 Ch.1 Count Clock Select Register	Selects a count clock.
Ch. 1	0x4222	T16_TR1	T16 Ch.1 Reload Data Register	Sets reload data.
(16-bit device)	0x4224	T16_TC1	T16 Ch.1 Counter Data Register	Counter data
	0x4226	T16_CTL1	T16 Ch.1 Control Register	Sets the timer mode and starts/stops the time
	0x4228	T16_INT1	T16 Ch.1 Interrupt Control Register	Controls the interrupt.
16-bit timer	0x4220	T16_CLK2	T16 Ch.2 Count Clock Select Register	Selects a count clock.
Ch. 2	0x4240	T16_TR2	T16 Ch.2 Reload Data Register	Sets reload data.
(16-bit device)	0x4242 0x4244	T16_TC2	T16 Ch.2 Counter Data Register	Counter data
(T16_TC2	× *	Sets the timer mode and starts/stops the time
	0x4246		T16 Ch.2 Control Register	
10 1 1 1	0x4248	T16_INT2	T16 Ch.2 Interrupt Control Register	Controls the interrupt.
16-bit timer Ch. 3	0x4260	T16_CLK3	T16 Ch.3 Count Clock Select Register	Selects a count clock.
(16-bit device)	0x4262	T16_TR3	T16 Ch.3 Reload Data Register	Sets reload data.
(10 bit device)	0x4264	T16_TC3	T16 Ch.3 Counter Data Register	Counter data
	0x4266	T16_CTL3	T16 Ch.3 Control Register	Sets the timer mode and starts/stops the time
	0x4268	T16_INT3	T16 Ch.3 Interrupt Control Register	Controls the interrupt.
Interrupt	0x4306	ITC_LV0	Interrupt Level Setup Register 0	Sets the P0 and P1 interrupt levels.
controller (16-bit device)	0x4308	ITC_LV1	Interrupt Level Setup Register 1	Sets the SWT and CT interrupt levels.
	0x430a	ITC_LV2	Interrupt Level Setup Register 2	Sets the T16A Ch.2 and SVD interrupt levels
	0x430c	ITC_LV3	Interrupt Level Setup Register 3	Sets the LCD and T16A Ch.0 interrupt levels
	0x430e	ITC_LV4	Interrupt Level Setup Register 4	Sets the T16 Ch.0 and Ch.1 interrupt levels.
	0x4310	ITC_LV5	Interrupt Level Setup Register 5	Sets the T16 Ch.2 and T16 Ch.3/T16A Ch.3 interrupt levels.
	0x4312	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART Ch.0 interrupt levels.
	0x4314	ITC_LV7	Interrupt Level Setup Register 7	Sets the SPI Ch.0 and I2CM interrupt levels.
	0x4316	ITC_LV8	Interrupt Level Setup Register 8	Sets the REMC and T16A Ch.1 interrupt levels.
	0x4318	ITC_LV9	Interrupt Level Setup Register 9	Sets the ADC10 and RFC interrupt levels.
	0x431a	ITC_LV10	Interrupt Level Setup Register 10	Sets the P2 and P3 interrupt levels.
	0x431c	ITC_LV11	Interrupt Level Setup Register 11	Sets the I2CS interrupt level.
SPI Ch.0	0x4320	SPI_ST0	SPI Ch.0 Status Register	Indicates transfer and buffer statuses.
(16-bit device)	0x4322	SPI_TXD0	SPI Ch.0 Transmit Data Register	Transmit data
	0x4324	SPI_RXD0	SPI Ch.0 Receive Data Register	Receive data
	0x4326	SPI_CTL0	SPI Ch.0 Control Register	Sets the SPI mode and enables data transfe
I ² C master	0x4340	I2CM EN	I ² C Master Enable Register	Enables the I ² C master module.
(16-bit device)	0x4342	I2CM_CTL	I ² C Master Control Register	Controls the I ² C master operation and indicates transfer status.
	0x4344	I2CM_DAT	I ² C Master Data Register	Transmit/receive data
		I2CM_DAT	I ² C Master Interrupt Control Register	Controls the I ² C master interrupt.
2C alava	0x4346			
I ² C slave (16-bit device)	0x4360	I2CS_TRNS	I ² C Slave Transmit Data Register	I ² C slave transmit data
	0x4362	I2CS_RECV	I ² C Slave Receive Data Register	I ² C slave receive data
	0x4364	I2CS_SADRS	I ² C Slave Address Setup Register	Sets the I ² C slave address.
	0x4366	I2CS_CTL	I ² C Slave Control Register	Controls the I ² C slave module.
	0x4368	I2CS_STAT	I ² C Slave Status Register	Indicates the I ² C bus status.
	0x436a	I2CS_ASTAT	I ² C Slave Access Status Register	Indicates the I ² C slave access status.
	0x436c	I2CS_ICTL	I ² C Slave Interrupt Control Register	Controls the I ² C slave interrupt.

Internal Peripheral Circuit Area 2 (0x5000–0x5fff)

Peripheral	Address		Register name	Function
Clock timer	0x5000	CT_CTL	Clock Timer Control Register	Resets and starts/stops the timer.
(8-bit device)	0x5001	CT_CNT	Clock Timer Counter Register	Counter data
	0x5002	CT_IMSK	Clock Timer Interrupt Mask Register	Enables/disables interrupt.
	0x5003	CT IFLG	Clock Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Stopwatch	0x5020	SWT_CTL	Stopwatch Timer Control Register	Resets and starts/stops the timer.
timer	0x5021	SWT_BCNT	Stopwatch Timer BCD Counter Register	BCD counter data
(8-bit device)	0x5022	SWT_IMSK	Stopwatch Timer Interrupt Mask Register	Enables/disables interrupt.
	0x5023	SWT_IFLG	Stopwatch Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Watchdog timer		WDT_CTL	Watchdog Timer Control Register	Resets and starts/stops the timer.
(8-bit device)	0x5041	WDT_OTL		Sets the timer mode and indicates NMI statu
· · ·			Watchdog Timer Status Register	
Clock generator (8-bit device)		CLG_SRC	Clock Source Select Register	Selects the clock source.
	0x5061	CLG_CTL	Oscillation Control Register	Controls oscillation.
(LCD, SVD,	0x5063	LCD_CLK	LCD Clock Select Register	Selects the LCD clock.
RFC, T16A,	0x5064	CLG_FOUTA	FOUTA Control Register	Controls FOUTA clock output.
UART)	0x5065	CLG_FOUTB	FOUTB Control Register	Controls FOUTB clock output.
	0x5066	SVD_CLK	SVD Clock Control Register	Selects the SVD operating clock.
	0x5067	RFC_CLK	RFC Clock Control Register	Selects the RFC operating clock.
	0x5068	T16A_CLK0	T16A Clock Control Register Ch.0	Controls the T16A Ch.0 clock.
	0x5069	T16A_CLK1	T16A Clock Control Register Ch.1	Controls the T16A Ch.1 clock.
	0x506a	T16A_CLK2	T16A Clock Control Register Ch.2	Controls the T16A Ch.2 clock.
	0x506b	T16A_CLK3	T16A Clock Control Register Ch.3	Controls the T16A Ch.3 clock.
	0x506c	UART_CLK0	UART Ch.0 Clock Control Register	Selects the baud rate generator clock.
	0x5080	CLG_PCLK	PCLK Control Register	Controls the PCLK supply.
	0x5081	CLG_CCLK	CCLK Control Register	Configures the CCLK division ratio.
LCD driver	0x50a0	LCD_DCTL	LCD Display Control Register	Controls the LCD display.
8-bit device)				
o-bit device)	0x50a1	LCD_CADJ	LCD Contrast Adjustment Register	Controls the contrast.
	0x50a2	LCD_CCTL	LCD Clock Control Register	Controls the LCD drive duty.
	0x50a3	LCD_VREG	LCD Voltage Regulator Control Register	Controls the LCD drive voltage regulator.
	0x50a5	LCD_IMSK	LCD Interrupt Mask Register	Enables/disables interrupts.
	0x50a6	LCD_IFLG	LCD Interrupt Flag Register	Indicates/resets interrupt occurrence status.
SVD circuit	0x5100	SVD_EN	SVD Enable Register	Enables/disables the SVD operation.
ŀ	0x5101	SVD_CMP	SVD Comparison Voltage Register	Sets the comparison voltage.
	0x5102	SVD_RSLT	SVD Detection Result Register	Voltage detection results
	0x5103	SVD_IMSK	SVD Interrupt Mask Register	Enables/disables interrupts.
	0x5104	SVD_IFLG	SVD Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Power	0x5120	VD1_CTL	VD1 Control Register	Controls the VD1 voltage and heavy load
generator (8-bit device)				protection mode.
P port &	0x5200	P0_IN	P0 Port Input Data Register	P0 port input data
port MUX	0x5201	P0_OUT	P0 Port Output Data Register	P0 port output data
(8-bit device)	0x5202	P0_OEN	P0 Port Output Enable Register	Enables P0 port outputs.
	0x5203	P0 PU	P0 Port Pull-up Control Register	Controls the P0 port pull-up resistor.
	0x5204	P0 SM	P0 Port Schmitt Trigger Control Register	Controls the P0 port Schmitt trigger input.
	0x5205	P0_IMSK	P0 Port Interrupt Mask Register	Enables P0 port interrupts.
	0x5205	P0_EDGE	P0 Port Interrupt Edge Select Register	Selects the signal edge for generating P0
	0x5207	P0_IFLG	P0 Port Interrupt Flag Register	port interrupts. Indicates/resets the P0 port interrupt occur-
	0.25009		PO Port Chattoring Filler Control Devictor	rence status. Controls the P0 port chattering filter.
	0x5208	P0_CHAT	P0 Port Chattering Filter Control Register	
	0x5209	P0_KRST	P0 Port Key-Entry Reset Configuration Register	Configures the P0 port key-entry reset functio
	0x520a	P0_IEN	P0 Port Input Enable Register	Enables P0 port inputs.
	0x5210	P1_IN	P1 Port Input Data Register	P1 port input data
	0x5211	P1_OUT	P1 Port Output Data Register	P1 port output data
	0x5212	P1_OEN	P1 Port Output Enable Register	Enables P1 port outputs.
	0x5213	P1_PU	P1 Port Pull-up Control Register	Controls the P1 port pull-up resistor.
	0x5214	P1_SM	P1 Port Schmitt Trigger Control Register	Controls the P1 port Schmitt trigger input.
	0x5215	P1_IMSK	P1 Port Interrupt Mask Register	Enables P1 port interrupts.
	0x5216	P1_EDGE	P1 Port Interrupt Edge Select Register	Selects the signal edge for generating P1 port interrupts.
	0x5217	P1_IFLG	P1 Port Interrupt Flag Register	Indicates/resets the P1 port interrupt occur- rence status.
	0x5218	P1_CHAT	P1 Port Chattering Filter Control Register	Controls the P1 port chattering filter.
			P1 Port Input Enable Register	Enables P1 port inputs.
	0x521a			
	0x521a	P1_IEN	· · · · · · · · · · · · · · · · · · ·	
	0x521a 0x5220 0x5221	P2_IN P2_OUT	P2 Port Input Data Register P2 Port Output Data Register	P2 port input data P2 port output data

Peripheral	Address		Register name	Function
P port &	0x5223	P2_PU	P2 Port Pull-up Control Register	Controls the P2 port pull-up resistor.
port MUX	0x5224	P2_SM	P2 Port Schmitt Trigger Control Register	Controls the P2 port Schmitt trigger input.
(8-bit device)	0x5225	P2_IMSK	P2 Port Interrupt Mask Register	Enables P2 port interrupts.
	0x5226	P2_EDGE	P2 Port Interrupt Edge Select Register	Selects the signal edge for generating P2 port interrupts.
	0x5227	P2_IFLG	P2 Port Interrupt Flag Register	Indicates/resets the P2 port interrupt occur- rence status.
	0x5228	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2 port chattering filter.
	0x522a	P2_IEN	P2 Port Input Enable Register	Enables P2 port inputs.
	0x5230	P3 IN	P3 Port Input Data Register	P3 port input data
	0x5231	P3 OUT	P3 Port Output Data Register	P3 port output data
	0x5232	P3_OEN	P3 Port Output Enable Register	Enables P3 port outputs.
	0x5233	P3 PU	P3 Port Pull-up Control Register	Controls the P3 port pull-up resistor.
	0x5234	P3_SM	P3 Port Schmitt Trigger Control Register	Controls the P3 port Schmitt trigger input.
	0x5235	P3_IMSK	P3 Port Interrupt Mask Register	Enables P3 port interrupts.
	0x5236	P3_EDGE	P3 Port Interrupt Edge Select Register	Selects the signal edge for generating P3 port interrupts.
	0x5237	P3_IFLG	P3 Port Interrupt Flag Register	Indicates/resets the P3 port interrupt occur- rence status.
	0x5238	P3_CHAT	P3 Port Chattering Filter Control Register	Controls the P3 port chattering filter.
	0x523a	P3_IEN	P3 Port Input Enable Register	Enables P3 port inputs.
	0x52a0	P00_03PMUX	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.
	0x52a1		P0[7:4] Port Function Select Register	Selects the P0[7:4] port functions.
	0x52a2	P10_13PMUX	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.
	0x52a3		P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.
	0x52a4		P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.
	0x52a5	P24 27PMUX	P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions.
	0x52a6	P30_33PMUX	P3[3:0] Port Function Select Register	Selects the P3[3:0] port functions.
	0x52a7	P34PMUX	P34 Port Function Select Register	Selects the P34 port functions.
MISC registers	0x5320	MISC_FL	FLASHC/SRAMC Control Register	Sets FLASHC/SRAMC access condition.
(16-bit device)	0x5322		Debug Mode Control Register 2	Enables peripheral operations in debug mode (except PCLK).
	0x5324	MISC_PROT	MISC Protect Register	Enables writing to the MISC registers.
	0x5326		IRAM Size Select Register	Selects the IRAM size.
	0x5328	MISC_TTBRL	Vector Table Address Low Register	Sets vector table address.
	0x532a	MISC_TTBRH	Vector Table Address High Register	
	0x532c	MISC_PSR	PSR Register	Indicates the S1C17 Core PSR values.
IR remote	0x5340	REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.
controller	0x5342	REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.
(16-bit device)	0x5344	REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.
	0x5346	REMC_INT	REMC Interrupt Control Register	Controls interrupts.
A/D converter	0x5380	ADC10_ADD	A/D Conversion Result Register	A/D converted data
(16-bit device)	0x5382	ADC10_TRG	A/D Trigger/Channel Select Register	Sets start/end channels and conversion mode
	0x5384	ADC10_CTL	A/D Control/Status Register	Controls A/D converter and indicates conver- sion status.
	0x5386	ADC10_CLK	A/D Clock Control Register	Controls A/D converter clock.
R/F converter	0x53a0	RFC_CTL	RFC Control Register	Controls R/F converter.
(16-bit device)	0x53a2	RFC_TRG	RFC Oscillation Trigger Register	Controls oscillations.
	0x53a4	RFC_MCL	RFC Measurement Counter Low Register	Measurement counter data
	0x53a6	RFC_MCH	RFC Measurement Counter High Register	
	0x53a8	RFC_TCL	RFC Time Base Counter Low Register	Time base counter data
	0x53aa	RFC_TCH	RFC Time Base Counter High Register	
	0x53ac	RFC_IMSK	RFC Interrupt Mask Register	Enables/disables interrupts.
	0x53ae	RFC_IFLG	RFC Interrupt Flag Register	Indicates/resets interrupt occurrence status.
16-bit PWM	0x5400	T16A_CTL0	T16A Counter Ch.0 Control Register	Controls the counter.
timer Ch.0	0x5402	T16A_TC0	T16A Counter Ch.0 Data Register	Counter data
(16-bit device)	0x5404	T16A_CCCTL0	T16A Comparator/Capture Ch.0 Control Register	Controls the comparator/capture block and TOUT.
	0x5406	T16A_CCA0	T16A Compare/Capture Ch.0 A Data Register	Compare A/capture A data
	0x5408	T16A_CCB0	T16A Compare/Capture Ch.0 B Data Register	Compare B/capture B data
	0x540a	T16A_IEN0	T16A Compare/Capture Ch.0 Interrupt Enable Register	Enables/disables interrupts.
	0x540c	T16A_IFLG0	T16A Compare/Capture Ch.0 Interrupt Flag Register	Displays/sets interrupt occurrence status.
16-bit PWM	0x5420	T16A_CTL1	T16A Counter Ch.1 Control Register	Controls the counter.
timer Ch.1	0x5422		T16A Counter Ch.1 Data Register	Counter data
	0x5424	T16A_CCCTL1	T16A Comparator/Capture Ch.1 Control Register	Controls the comparator/capture block and TOUT.
			T16A Compare/Capture Ch.1 A Data Register	

Peripheral	Address		Register name	Function
16-bit PWM	0x5428	T16A_CCB1	T16A Compare/Capture Ch.1 B Data Register	Compare B/capture B data
timer Ch.1 (16-bit device)	0x542a	T16A_IEN1	T16A Compare/Capture Ch.1 Interrupt Enable Register	Enables/disables interrupts.
	0x542c	T16A_IFLG1	T16A Compare/Capture Ch.1 Interrupt Flag Register	Displays/sets interrupt occurrence status.
16-bit PWM	0x5440	T16A_CTL2	T16A Counter Ch.2 Control Register	Controls the counter.
timer Ch.2	0x5442	T16A_TC2	T16A Counter Ch.2 Data Register	Counter data
(16-bit device)	0x5444	T16A_CCCTL2	T16A Comparator/Capture Ch.2 Control Register	Controls the comparator/capture block and TOUT.
	0x5446	T16A_CCA2	T16A Compare/Capture Ch.2 A Data Register	Compare A/capture A data
	0x5448	T16A_CCB2	T16A Compare/Capture Ch.2 B Data Register	Compare B/capture B data
	0x544a	T16A_IEN2	T16A Compare/Capture Ch.2 Interrupt Enable Register	Enables/disables interrupts.
	0x544c	T16A_IFLG2	T16A Compare/Capture Ch.2 Interrupt Flag Register	Displays/sets interrupt occurrence status.
16-bit PWM	0x5460	T16A_CTL3	T16A Counter Ch.3 Control Register	Controls the counter.
timer Ch.3	0x5462	T16A_TC3	T16A Counter Ch.3 Data Register	Counter data
(16-bit device)	0x5464	T16A_CCCTL3	T16A Comparator/Capture Ch.3 Control Register	Controls the comparator/capture block and TOUT.
	0x5466	T16A_CCA3	T16A Compare/Capture Ch.3 A Data Register	Compare A/capture A data
	0x5468	T16A_CCB3	T16A Compare/Capture Ch.3 B Data Register	Compare B/capture B data
	0x546a	T16A_IEN3	T16A Compare/Capture Ch.3 Interrupt Enable Register	Enables/disables interrupts.
	0x546c	T16A_IFLG3	T16A Compare/Capture Ch.3 Interrupt Flag Register	Displays/sets interrupt occurrence status.

Core I/O Reserved Area (0xffff84–0xffffd0)

Peripheral	Address		Register name	Function
S1C17 Core I/O	0xffff84	IDIR	Processor ID Register	Indicates the processor ID.
	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.
	0xffffa0	DCR	Debug Control Register	Controls debugging.
	0xffffb4	IBAR1	Instruction Break Address Register 1	Sets Instruction break address #1.
	0xfffb8	IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.
	0xfffbc	IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.
	0xffffd0	IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.

Note: Addresses marked as "Reserved" or unused peripheral circuit areas not marked in the table must not be accessed by application programs.

0x4100-0x4107, 0x506c

UART (with IrDA) Ch.0

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
UART Ch.0	0x4100	D7	TRED	End of transmission flag	1	Completed	0	Not completed	0	R/W	Reset by writing 1.
Status Register	(8 bits)	D6	FER	Framing error flag	1	Error	0	Normal	0	R/W	
(UART_ST0)		D5	PER	Parity error flag	1	Error	0	Normal	0	R/W	
		D4	OER	Overrun error flag	1	Error	0	Normal	0	R/W	
		D3	RD2B	Second byte receive flag	1	Ready	0	Empty	0	R	
		D2	TRBS	Transmit busy flag	1	Busy	0	Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag	1	Ready	0	Empty	0	R	
		D0	TDBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
UART Ch.0 Transmit Data Register (UART_TXD0)	0x4101 (8 bits)	D7–0	TXD[7:0]	Transmit data TXD7(6) = MSB TXD0 = LSB	0x0 to 0xff (0x7f)				0x0	R/W	
UART Ch.0 Receive Data Register (UART_RXD0)	0x4102 (8 bits)	D7–0	RXD[7:0]	Receive data in the receive data buffer RXD7(6) = MSB RXD0 = LSB		0x0 to 0	xff	(0x7f)	0x0	R	Older data in the buf- fer is read out first.
UART Ch.0	0x4103	D7–5	-	reserved		-	_		-	-	0 when being read.
Mode Register	(8 bits)	D4	CHLN	Character length select	1	8 bits	0	7 bits	0	R/W	
(UART_MOD0)		D3	PREN	Parity enable	1	With parity	0	No parity	0	R/W	
		D2	PMD	Parity mode select	1	Odd	0	Even	0	R/W	
		D1	STPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	
		D0	-	reserved		-	-		-	-	0 when being read.

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
UART Ch.0	0x4104	D7	TEIEN	End of transmission int. enable	1	Enable	0	Disable	0	R/W	
Control Register	(8 bits)	D6	REIEN	Receive error int. enable	1	Enable	0	Disable	0	R/W	1
(UART_CTL0)		D5	RIEN	Receive buffer full int. enable	1	Enable	0	Disable	0	R/W	1
		D4	TIEN	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	1
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup	1	2 bytes	0	1 byte	0	R/W	
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	
UART Ch.0	0x4105	D7–1	-	reserved			-		-	-	0 when being read.
Expansion	(8 bits)	D0	IRMD	IrDA mode select	1	On	0	Off	0	R/W	
Register											
(UART_EXP0)											
UART Ch.0	0x4106	D7–0	BR[7:0]	Baud rate setting		0x0 t	0 0	xff	0x0	R/W	
Baud Rate	(8 bits)										
Register											
(UART_BR0)											
UART Ch.0	0x4107	D7–4	-	reserved		-	-		-	-	0 when being read.
Fine Mode	(8 bits)	D3–0	FMD[3:0]	Fine mode setup		0x0	0 0	Dxf	0x0	R/W	Set a number of times
Register											to insert delay into a
(UART_FMD0)					L						16-underflow period.
UART Ch.0	0x506c	D7–6	-	reserved		-	-		-	-	0 when being read.
Clock Control	(8 bits)	D5–4	CLKDIV	Clock division ratio select		CLKDIV[1:0]		Division ratio	0x0	R/W	When the clock
Register			[1:0]			0x3 0x2		1/8 1/4			source is IOSC or
(UART_CLK0)						0x2 0x1		1/4			OSC3
						0x0		1/2			
		D3-2	CLKSRC	Clock source select	C	LKSRC[1:0]	$\frac{1}{c}$	Clock source	0x0	R/W	
		D0 L	[1:0]		Ĕ	0x3		xternal clock			
			,			0x2	1-	OSC3			
						0x1		OSC1			
						0x0		IOSC			
		D1	-	reserved		-	-		-	-	0 when being read.
		D0	CLKEN	Count clock enable	1	Enable	0	Disable	0	R/W	

0x4200-0x4208

16-bit Timer Ch.0

Register name	Address	Bit	Name	Function		Set	tting	g	Init.	R/W	Remarks
T16 Ch.0 Count	0x4200	D15–4	-	reserved	Γ		-		-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select		DF[3:0]	Di	vision ratio	0x0	R/W	Source clock = PCLK
Register						0xf		reserved			
(T16_CLK0)						0xe		1/16384			
						0xd		1/8192			
						0xc		1/4096			
						0xb		1/2048			
						0xa		1/1024			
						0x9 0x8		1/512 1/256			
						0x8 0x7		1/256			
						0x7 0x6		1/64			
						0x6 0x5		1/32			
						0x3 0x4		1/16			
						0x3		1/8			
						0x2		1/4			
						0x1		1/2			
						0x0		1/1			
T16 Ch.0	0x4202	D15–0	TR[15:0]	Reload data	Î	0x0 t	o 0>	dfff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB							
Register	· ,			TR0 = LSB							
(T16_TR0)											
T16 Ch.0	0x4204	D15–0	TC[15:0]	Counter data		0x0 t	o 0>	dfff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB							
Register				TC0 = LSB							
(T16_TC0)											
T16 Ch.0	0x4206	D15–5	-	reserved			-		-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL0)		D3–2	-	reserved			-		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.0	0x4208	D15–9	-	reserved	Ι		-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved	_		-	-	0 when being read.		
(T16_INT0)		D0	T16IF	T16 interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt	1	interrupt not			
						occurred		occurred			

0x4220-0x4228

16-bit Timer Ch.1

16-bit Timer Ch.2

Register name	Address	Bit	Name	Function	Setting			g	Init.	R/W	Remarks
T16 Ch.1 Count	0x4220	D15–4	-	reserved			-		-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select		DF[3:0]	Di	vision ratio	0x0	R/W	Source clock = PCLK
Register						0xf		reserved			
(T16_CLK1)						0xe		1/16384			
						0xd		1/8192			
						0xc		1/4096			
						0xb		1/2048			
						0xa		1/1024			
						0x9		1/512			
						0x8		1/256			
						0x7		1/128 1/64			
						0x6 0x5		1/64			
						0x5 0x4		1/32			
						0x4 0x3		1/8			
						0x3 0x2		1/4			
						0x1		1/2			
						0x0		1/1			
T16 Ch.1	0x4222	D15–0	TR[15:0]	Reload data	İ	0x0 t	იი	dfff	0x0	R/W	
Reload Data	(16 bits)	2.0 0		TR15 = MSB		0,101	0 0/		0.00		
Register	(10 2.00)			TR0 = LSB							
(T16_TR1)											
T16 Ch.1	0x4224	D15–0	TC[15:0]	Counter data		0x0 t	o 0>	dfff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB							
Register				TC0 = LSB							
(T16_TC1)											
T16 Ch.1	0x4226	D15–5	-	reserved			-		-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL1)	[D3–2	-	reserved			-		-		0 when being read.
		D1	PRESER	Timer reset	1	Reset		Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.1	0x4228	D15–9	-	reserved			-		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register	[D7–1	-	reserved	-		-	-	0 when being read.		
(T16_INT1)		D0	T16IF	T16 interrupt flag		Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

0x4240-0x4248

Register

T16 Ch.2

Register (T16_TR2) T16 Ch.2

Register

T16 Ch.2

AP-A-6

(T16_CTL2)

Control Register

(16 bits)

Register name Address Bit Name Function Setting Init. R/W Remarks 0 when being read. T16 Ch.2 Count 0x4240 D15–4 reserved _ _ Clock Select DF[3:0] Division ratio R/W Source clock = PCLK (16 bits) D3-0 DF[3:0] Count clock division ratio select 0x0 0xf reserved (T16_CLK2) 0xe 1/16384 1/8192 0xd 1/4096 0xc 1/2048 0xb 1/1024 0xa 0x9 1/512 0x8 1/256 0x7 1/128 0x6 1/64 0x5 1/32 0x4 1/16 0x3 1/8 0x2 1/4 1/2 0x1 0x0 1/1 0x4242 D15-0 TR[15:0] Reload data 0x0 to 0xffff 0x0 R/W Reload Data TR15 = MSB (16 bits) TR0 = LSB 0x4244 D15-0 TC[15:0] Counter data 0x0 to 0xffff 0xffff R Counter Data TC15 = MSB (16 bits) TC0 = LSB (T16_TC2) 0x4246 D15-5 reserved Do not write 1. _

1 One shot

1 Reset

1 Run

0 Repeat

0 Ignored

0 Stop

0 R/W

0 w

0 R/W

TRMD

PRUN

PRESER

Count mode select

Timer run/stop control

reserved

Timer reset

D4

D3-2

D1

D0

0 when being read.

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16 Ch.2	0x4248	D15–9	-	reserved	-					-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved		-	_		-	-	0 when being read.
(T16_INT2)		D0	T16IF	T16 interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

0x4260-0x4268

16-bit Timer Ch.3

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.3 Count	0x4260	D15–4	-	reserved		_	-	-	0 when being read.
(T16_CLK3)	(16 bits)	-	 DF[3:0]	Count clock division ratio select	DF[3:0] 0xf 0xc 0xd 0xc 0xb 0xa 0x9 0x8 0x7 0x6 0x7 0x6 0x5 0x4 0x3 0x2 0x1	Division ratio reserved 1/16384 1/8192 1/4096 1/2048 1/1024 1/1024 1/1024 1/1256 1/128 1/64 1/32 1/16 1/8 1/4 1/2	0x0		Source clock = PCLK
					0x1	1/1			
T16 Ch.3 Reload Data Register (T16_TR3)	0x4262 (16 bits)	D15–0	TR[15:0]	Reload data TR15 = MSB TR0 = LSB	0x0	to 0xffff	0x0	R/W	
T16 Ch.3 Counter Data Register (T16_TC3)	0x4264 (16 bits)	D15–0	TC[15:0]	Counter data TC15 = MSB TC0 = LSB	0x0	to 0xffff	0xffff	R	
T16 Ch.3	0x4266	D15–5	-	reserved		_	-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1 One shot	0 Repeat	0	R/W	
(T16_CTL3)		D3–2	-	reserved		-	-	-	0 when being read.
		D1	PRESER	Timer reset	1 Reset	0 Ignored	0	W	
		D0	PRUN	Timer run/stop control	1 Run	0 Stop	0	R/W	
T16 Ch.3	0x4268	D15–9	-	reserved		_	-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1 Enable	0 Disable	0	R/W	
Control Register		D7–1	-	reserved	-		-	-	0 when being read.
(T16_INT3)		D0	T16IF	T16 interrupt flag	1 Cause of interrupt occurred	0 Cause of interrupt not occurred	0	R/W	Reset by writing 1.

0x4306-0x431c

Interrupt Controller

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4306	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 0	(16 bits)	D10-8	ILV1[2:0]	P1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV0)		D7–3	-	reserved	_	-	-	0 when being read.
		D2-0	ILV0[2:0]	P0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4308	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 1	(16 bits)	D10-8	ILV3[2:0]	CT interrupt level	0 to 7	0x0	R/W	
(ITC_LV1)		D7–3	-	reserved	_	-	-	0 when being read.
		D2-0	ILV2[2:0]	SWT interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430a	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 2	(16 bits)	D10-8	ILV5[2:0]	SVD interrupt level	0 to 7	0x0	R/W	
(ITC_LV2)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV4[2:0]	T16A Ch.2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430c	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 3	(16 bits)	D10-8	ILV7[2:0]	T16A Ch.0 interrupt level	0 to 7	0x0	R/W	-
(ITC_LV3)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV6[2:0]	LCD interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430e	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register 4	(16 bits)	D10-8	ILV9[2:0]	T16 Ch.1 interrupt level	0 to 7	0x0	R/W	_
(ITC_LV4)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV8[2:0]	T16 Ch.0 interrupt level	0 to 7	0x0	R/W	

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4310	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 5 (ITC_LV5)	(16 bits)	D10–8	ILV11[2:0]	T16 Ch.3/T16A Ch.3 interrupt level	0 to 7	0x0	R/W	
		D7–3		reserved	-	-	-	0 when being read.
		D2–0	ILV10[2:0]	T16 Ch.2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level Setup Register 6	0x4312 (16 bits)	D15–3	-	reserved	_	-	-	0 when being read.
(ITC_LV6)		D2–0	ILV12[2:0]	UART Ch.0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4314	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 7	(16 bits)	D10-8	ILV15[2:0]	I2CM interrupt level	0 to 7	0x0	R/W	
(ITC_LV7)		D7–3	-	reserved	-	-	-	0 when being read.
		D2–0	ILV14[2:0]	SPI Ch.0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4316	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 8	(16 bits)	D10-8	ILV17[2:0]	T16A Ch.1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV8)		D7–3		reserved	_	-	-	0 when being read.
		D2–0	ILV16[2:0]	REMC interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4318	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 9	(16 bits)	D10-8	ILV19[2:0]	RFC interrupt level	0 to 7	0x0	R/W	
(ITC_LV9)		D7–3		reserved	_	-	-	0 when being read.
		D2-0	ILV18[2:0]	ADC10 interrupt level	0 to 7	0x0	R/W	
Interrupt Level		D15–11	-	reserved	-	-	-	0 when being read.
Setup Register	(16 bits)		ILV21[2:0]	P3 interrupt level	0 to 7	0x0	R/W	
10		D7–3		reserved	_	-	-	0 when being read.
(ITC_LV10)		D2-0	ILV20[2:0]	P2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level Setup Register 11	0x431c (16 bits)	D15–3	-	reserved	-	-	-	0 when being read.
(ITC_LV11)		D2-0	ILV22[2:0]	I2CS interrupt level	0 to 7	0x0	R/W	

0x4320-0x4326

Init. R/W Function Setting Register name Address Rit Name Remarks SPI Ch.0 0x4320 D15-3 reserved 0 when being read. Status Register SPBSY 1 Busy 0 Idle (16 bits) D2 0 R Transfer busy flag (master) (SPI ST0) ss signal low flag (slave) 1 ss = L 0 ss = H SPRBF D1 Receive data buffer full flag 1 Full 0 Not full 0 R D0 SPTBE Transmit data buffer empty flag 1 Empty 0 Not empty 1 R SPI Ch.0 0x4322 D15-8 reserved 0 when being read. Transmit Data (16 bits) D7-0 SPTDB[7:0] SPI transmit data buffer 0x0 to 0xff 0x0 R/W Register SPTDB7 = MSB (SPI_TXD0) SPTDB0 = LSB SPI Ch.0 0x4324 D15-8 reserved 0 when being read. **Receive Data** (16 bits) SPRDB[7:0] SPI receive data buffer D7-0 0x0 to 0xff 0x0 R Register SPRDB7 = MSB (SPI RXD0) SPRDB0 = LSB SPI Ch.0 0x4326 D15-10 reserved 0 when being read. Control Register (16 bits) MCI K SPI clock source select 1 T16 Ch.2 0 PCLK/4 R/W D9 0 (SPI_CTL0) D8 MLSB LSB/MSB first mode select 1 LSB 0 MSB 0 R/W D7-6 reserved _ _ 0 when being read. D5 SPRIE Receive data buffer full int. enable 1 Enable 0 Disable 0 R/W D4 SPTIE Transmit data buffer empty int. enable 1 Enable 0 Disable 0 R/W СРНА B/W These bits must be D3 Clock phase select 1 Data out 0 Data in 0 CPOL R/W set before setting D2 Clock polarity select 1 Active L 0 Active H 0 R/W SPEN to 1. MSSL D1 Master/slave mode select 1 Master 0 Slave 0 D0 SPEN SPI enable 1 Enable 0 Disable 0 R/W

0x4340-0x4346

Register name Address Bit Name Function Setting Init. R/W Remarks I²C Master 0x4340 D15-1 reserved 0 when being read. Enable Register (16 bits) **I2CMEN** I²C master enable (I2CM_EN) D0 1 Enable 0 Disable 0 R/W I²C Master 0x4342 D15-10 reserved 0 when being read. _ _ Control Register RBUSY Receive busy flag (16 bits) D9 1 Busy 0 Idle 0 R (I2CM_CTL) TBUSY 0 Idle D8 Transmit busy flag 1 Busy 0 R D7-5 0 when being read. reserved NSERM 1 On D4 Noise remove on/off 0 Off 0 R/W D3-2 reserved 0 when being read. STP 0 Ignored 1 Stop 0 R/W D1 Stop control STRT D0 Start control 1 Start 0 Ignored 0 R/W

SPI Ch.0

I²C Master

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
I ² C Master	0x4344	D15-12	-	reserved		-	-		-	-	0 when being read.
Data Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	ТХЕ	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data		0x0 te	o 0	xff	0x0	R/W	
				RTDT7 = MSB							
				RTDT0 = LSB							
I ² C Master	0x4346	D15–2	-	reserved		_	-		-	-	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D0	TINTE	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	
(I2CM_ICTL)											

0x4360-0x436c

I²C Slave

				_	1						
Register name		Bit	Name	Function	_	Set	ting	9	Init.	R/W	Remarks
I ² C Slave	0x4360	D15–8	-	reserved		-	-		-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SDATA[7:0]	I ² C slave transmit data		0-4	Oxff		0x0	R/W	
Register											
(I2CS_TRNS)											
I ² C Slave	0x4362	D15–8	-	reserved			-		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I ² C slave receive data		00	Oxff		0x0	R	
Register											
(I2CS_RECV)											
I ² C Slave	0x4364	D15–7	-	reserved		-	-		-	-	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I ² C slave address		0–0)x7	f	0x0	R/W	
Register											
(I2CS_SADRS)											
I ² C Slave	0x4366	D15–9	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D8		I2CS_TRNS register clear	1	Clear state	<u> </u>	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I ² C slave enable	1	Enable	<u> </u>	Disable	0	R/W	
		D6		Software reset	1	Reset	-	Cancel	0	R/W	
		D5	NAK_ANS	NAK answer	1	NAK	-	ACK	0	R/W	
				Bus free request enable	1	Enable		Disable	0	R/W	
				Clock stretch On/Off	1	On		Off	0	R/W	
		D2	NF_EN	Noise filter On/Off	1	On		Off	0	R/W	
				Async.address detection On/Off	1	On		Off	0	R/W	
			COM_MODE	I ² C slave communication mode	1	Active	0	Standby	0	R/W	
I ² C Slave	0x4368	D15–8	-	reserved			-		-	-	0 when being read.
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved		-	-		-	-	0 when being read.
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow							
		D4	BFREQ	Bus free request	-	Occurred	<u> </u>	Not occurred	0	R/W	
		D3	DMS	Output data mismatch	1	Error		Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	· ·	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status		NAK	-	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	
I ² C Slave	0x436a	D15–5	_	reserved		-	-		-	-	0 when being read.
Access Status	(16 bits)	D4	RXRDY	Receive data ready		Ready		Not ready	0	R	
Register		D3	TXEMP	Transmit data empty		Empty	0	Not empty	0	R	
(I2CS_ASTAT)	[D2	BUSY	I ² C bus status		Busy	-	Free	0	R	
	ļ	D1	SELECTED	I ² C slave select status		Selected		Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	
I ² C Slave	0x436c	D15–3	-	reserved		-	-		-	-	0 when being read.
Interrupt Control	(16 bits)	D2	BSTAT_IEN	Bus status interrupt enable	· ·	Enable	-	Disable	0	R/W	
Register		D1	RXRDY_IEN	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	

0x5000-0x5003

Setting Register name Address Bit Name Function Init. R/W Remarks **Clock Timer** 0x5000 0 when being read. D7–5 reserved _ _ Control Register 1 Reset (8 bits) CTRST 0 Ignored D4 Clock timer reset 0 W (CT_CTL) D3-1 reserved 1 Run 0 Stop 0 R/W D0 CTRUN Clock timer run/stop control **Clock Timer** 0x5001 CTCNT[7:0] Clock timer counter value 0x0 to 0xff D7–0 0 R Counter Register (8 bits) (CT_CNT) D7-4 Clock Timer 0x5002 reserved 0 when being read. Interrupt Mask (8 bits) D3 CTIE32 32 Hz interrupt enable 1 Enable 0 Disable 0 R/W Register D2 CTIE8 8 Hz interrupt enable 1 Enable 0 Disable 0 R/W (CT_IMSK) D1 CTIE2 2 Hz interrupt enable 1 Enable 0 Disable 0 R/W CTIE1 1 Enable 0 Disable D0 1 Hz interrupt enable 0 R/W

S1C17711 TECHNICAL MANUAL

Clock Timer

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
Clock Timer	0x5003	D7–4	-	reserved		-	-		-	-	0 when being read.
Interrupt Flag	(8 bits)	D3	CTIF32	32 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D2	CTIF8	8 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(CT_IFLG)		D1	CTIF2	2 Hz interrupt flag	1	occurred		occurred	0	R/W	
		D0	CTIF1	1 Hz interrupt flag	1				0	R/W	

0x5020-0x5023

Stopwatch Timer

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
Stopwatch	0x5020	D7–5	-	reserved			_		-	-	0 when being read.
Timer Control	(8 bits)	D4	SWTRST	Stopwatch timer reset	1	Reset	0	Ignored	0	W	
Register		D3–1	-	reserved		-	-		-	-	
(SWT_CTL)		D0	SWTRUN	Stopwatch timer run/stop control	1	Run	0	Stop	0	R/W	
Stopwatch	0x5021	D7–4	BCD10[3:0]	1/10 sec. BCD counter value		0 t	o 9		0	R	
Timer BCD	(8 bits)										
Counter Register		D3–0	BCD100[3:0]	1/100 sec. BCD counter value		0 t	o 9		0	R	
(SWT_BCNT)											
Stopwatch	0x5022	D7–3	-	reserved			_		-	-	0 when being read.
Timer Interrupt	(8 bits)	D2	SIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Mask Register		D1	SIE10	10 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(SWT_IMSK)		D0	SIE100	100 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Stopwatch	0x5023	D7–3	-	reserved		-	_		-	_	0 when being read.
Timer Interrupt	(8 bits)	D2	SIF1	1 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Flag Register		D1	SIF10	10 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(SWT_IFLG)		D0	SIF100	100 Hz interrupt flag		occurred		occurred	0	R/W	

0x5040-0x5041

Watchdog Timer

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Watchdog	0x5040	D7–5	-	reserved	-	-	-	-	0 when being read.
Timer Control	(8 bits)	D4	WDTRST	Watchdog timer reset	1 Reset	0 Ignored	0	W	
Register		D3–0	WDTRUN[3:0]	Watchdog timer run/stop control	Other than 1010	1010	1010	R/W	
(WDT_CTL)					Run	Stop			
Watchdog	0x5041	D7–2	-	reserved	-	-	-	-	0 when being read.
Timer Status	(8 bits)								
Register		D1	WDTMD	NMI/Reset mode select	1 Reset	0 NMI	0	R/W	
(WDT_ST)		D0	WDTST	NMI status	1 NMI occurred	0 Not occurred	0	R	

0x5060-0x5081

Clock Generator

Register name	Address	Bit	Name	Function		Sett	ting		Init.	R/W	Remarks
Clock Source	0x5060	D7–2	-	reserved		-	-		-	-	0 when being read.
Select Register	(8 bits)	D1–0	CLKSRC[1:0]	System clock source select	CL	KSRC[1:0]	Clo	ock source	0x0	R/W	
(CLG_SRC)						0x3	r	reserved			
						0x2		OSC3			
						0x1		OSC1			
						0x0		IOSC			
Oscillation	0x5061	D7–6	IOSCWT[1:0]	IOSC wait cycle select	10	SCWT[1:0]	V	Vait cycle	0x0	R/W	
Control Register	(8 bits)					0x3	1	8 cycles			
(CLG_CTL)						0x2	1	16 cycles			
						0x1	3	32 cycles			
						0x0	6	64 cycles			
		D5–4	OSC3WT[1:0]	OSC3 wait cycle select	OS	SC3WT[1:0]	V	Vait cycle	0x0	R/W	
						0x3		28 cycles			
						0x2		56 cycles			
						0x1		12 cycles			
						0x0	10	024 cycles			
		D3	-	reserved			-		-		0 when being read.
		D2	IOSCEN	IOSC enable		Enable		Disable	1	R/W	
		D1		OSC1 enable	1	Enable	0	Disable	0	R/W	
		D0	OSC3EN	OSC3 enable	1	Enable	0	Disable	0	R/W	

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FOUTA Control	0x5064	D7–6	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D5–4	FOUTAD	FOUTA clock division ratio select	FOUTAD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTA)			[1:0]		0x3	reserved]		source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2		FOUTA clock source select	FOUTASRC[1:0]		0x0	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	FOUTAE	FOUTA output enable	1 Enable	0 Disable	0	R/W	
FOUTB Control	0x5065	D7–6	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D5–4		FOUTB clock division ratio select	FOUTBD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTB)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
		D 0 0	FOUTBSRC		0x0	1/1	0.0	DAM	
		D3–2		FOUTB clock source select	FOUTBSRC[1:0]		0x0	R/W	
			[1:0]		0x3	reserved OSC3			
					0x2 0x1	OSC3			
					0x0	IOSC			
		D1	_	reserved	0.00	- 1030	_	_	0 when being read.
		D0	FOUTBE	FOUTB output enable	1 Enable	0 Disable	0	R/W	o mon boing road.
PCLK Control	0x5080	D7–2	İ_	reserved	-	_	-	-	0 when being read.
Register	(8 bits)	D1-0	PCKEN[1:0]	PCLK enable	PCKEN[1:0]	PCLK supply	0x3	R/W	<u> </u>
(CLG_PCLK)	. ,				0x3	Enable	1		
					0x2	Not allowed			
					0x1	Not allowed			
					0x0	Disable			
CCLK Control	0x5081	D7–2	-	reserved	-	_	-	-	0 when being read.
Register	(8 bits)	D1–0	CCLKGR[1:0]	CCLK clock gear ratio select	CCLKGR[1:0]	Gear ratio	0x0	R/W	
(CLG_CCLK)	. ,			Ç alı	0x3	1/8	1		
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

0x5063, 0x50a0-0x50a6

LCD Driver

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
LCD Clock	0x5063	D7	-	reserved			_	-	-	0 when being read.
Select Register	(8 bits)	D6-4	LCKDV[2:0]	LCD clock division ratio select	L	CKDV[2:0]	Division ratio	0x0	R/W	When the clock
(LCD_CLK)						0x7-0x5	reserved			source is IOSC or
						0x4	1/512			OSC3
						0x3	1/256			
						0x2	1/128			
						0x1	1/64			
						0x0	1/32			
		D[3:2]	LCKSRC	LCD clock source select	L	CKSRC[1:0]	Clock source	0x1	R/W	
			[1:0]			0x3	reserved			
						0x2	OSC3			
						0x1	OSC1			
						0x0	IOSC			
		D1	-	reserved			-	-	-	0 when being read.
			LCKEN	LCD clock enable	_	Enable	0 Disable	0	R/W	
LCD Display	0x50a0	D7	SEGREV	Segment output assignment control	-	Normal	0 Reverse	1	R/W	
Control Register	(8 bits)	D6	COMREV	Common output assignment control	-		0 Reverse	1	R/W	
(LCD_DCTL)		D5	DSPAR	Display memory area control	1	Area 1	0 Area 0	0	R/W	
		D4	DSPREV	Reverse display control	1	Normal	0 Reverse	1	R/W	
		D3–2	-	reserved			-	-		0 when being read.
		D1–0	DSPC[1:0]	LCD display control		DSPC[1:0]	Display	0x0	R/W	
						0x3	All off			
						0x2	All on			
						0x1	Normal display			
						0x0	Display off			
LCD Contrast	0x50a1	D7–4	-	reserved			-	-		0 when being read.
Adjustment	(8 bits)	D3–0	LC[3:0]	LCD contrast adjustment		LC[3:0]	Display	0x7	R/W	
Register						0xf	Dark			
(LCD_CADJ)						:	:			
						0x0	Light			

Register name	Address	Bit	Name	Function	Se	tting	Init.	R/W	Remarks
LCD Clock Control Register	0x50a2 (8 bits)	D7–4	FRMCNT[3:0]	Frame frequency control	FRMCNT[3:0]	$=\frac{f_{LCLK} \times duty}{4 \times f_{LFR}} - 1$	0x3	R/W	
(LCD_CCTL)		D3–2	-	reserved		-	-	-	0 when being read.
		D1–0	LDUTY[1:0]	LCD duty select	LDUTY[1:0]	Duty	0x3	R/W	
					0x3	1/24			
					0x2	reserved			
					0x1	1/16			
					0x0	1/8			
LCD Voltage	0x50a3	D7–5	-	reserved		-	-	-	0 when being read.
Regulator	(8 bits)	D4	LHVLD	LCD heavy load protection mode	1 On	0 Off	0	R/W	
Control Register	[D3–1	-	reserved		-	-	-	0 when being read.
(LCD_VREG)		D0	VCSEL	Vc reference voltage select	1 VC2	0 VC1	0	R/W	
LCD Interrupt	0x50a5	D7–1	-	reserved		-	-	-	0 when being read.
Mask Register	(8 bits)								-
(LCD_IMSK)		D0	FRMIE	Frame signal interrupt enable	1 Enable	0 Disable	0	R/W	
LCD Interrupt	0x50a6	D7–1	-	reserved		-	-	-	0 when being read.
Flag Register	(8 bits)								Ĩ
(LCD_IFLG)		D0	FRMIF	Frame signal interrupt flag	1 Occurred	0 Not occurred	0	R/W	Reset by writing 1.

0x5066, 0x5100–0x5104

SVD Circuit

Register name	Address	Bit	Name	Function	Se	tting	Init.	R/W	Remarks
SVD Clock	0x5066	D7–4	-	reserved		-	-	-	0 when being read.
Control Register	(8 bits)	D3–2	CLKSRC	SVD clock source select	CLKSRC[1:0]	Clock source	0x1	R/W	
(SVD_CLK)			[1:0]		0x3	reserved]		
					0x2	OSC3/512			
					0x1	OSC1			
					0x0	IOSC/128			
		D1	-	reserved		-	-	-	0 when being read.
		D0	CLKEN	SVD clock enable	1 Enable	0 Disable	0	R/W	
SVD Enable	0x5100	D7–1	-	reserved		_	-	-	0 when being read.
Register	(8 bits)	D0	SVDEN	SVD enable	1 Enable	0 Disable	0	R/W	
(SVD_EN)									
SVD	0x5101	D7–4	-	reserved		-	-	-	0 when being read.
Comparison	(8 bits)	D3–0	SVDC[3:0]	SVD comparison voltage select	SVDC[3:0]	Voltage	0x0	R/W	
Voltage Register					0xf	3.2 V			
(SVD_CMP)					0xe	3.1 V			
					0xd	3.0 V			
					0xc	2.9 V			
					0xb	2.8 V			
					0xa	2.7 V			
					0x9	2.6 V			
					0x8	2.5 V			
					0x7	2.4 V			
					0x6	2.3 V			
					0x5	2.2 V			
					0x4	2.1 V			
					0x3	2.0 V			
					0x2	1.9 V			
					0x1 0x0	1.8 V			
			1		0x0	reserved	<u> </u>	<u> </u>	
SVD Detection	0x5102	D7-1	-	reserved		-	-	-	0 when being read.
Result Register (SVD_RSLT)	(8 bits)	D0	SVDDT	SVD detection result	1 Low	0 Normal	×	R	
SVD Interrupt	0x5103	D7–1	-	reserved		-	-	-	0 when being read.
Mask Register	(8 bits)	D0	SVDIE	SVD interrupt enable	1 Enable	0 Disable	0	R/W	, , , , , , , , , , , , , , , , , , ,
(SVD_IMŠK)		-							
SVD Interrupt	0x5104	D7–1	-	reserved		_	-	-	0 when being read.
Flag Register	(8 bits)	D0	SVDIF	SVD interrupt flag	1 Cause of	0 Cause of	0		Reset by writing 1.
(SVD_IFLG)	,				interrupt	interrupt not			
					occurred	occurred			

0x5120

Power Generator

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks
VD1 Control	0x5120	D7–6	-	reserved		_		-	-	0 when being read.
Register	(8 bits)	D5	HVLD	VD1 heavy load protection mode	1	On 0 0	Off	0	R/W	
(VD1_CTL)		D4	-	reserved		_		0	R/W	
		D3–1	-	reserved		_		-	-	0 when being read.
		D0	VD1MD	Flash erase/programming mode	1	Flash (2.5 V) 0 N	lorm.(1.8 V)	0	R/W	

0x5200-0x52a7

P Port & Port MUX

Register name	Address	Bit	Name	Function	Γ	Set	ting	9	Init.	R/W	Remarks
P0 Port Input	0x5200	D7–0	P0IN[7:0]	P0[7:0] port input data	1	1 (H)		0 (L)	×	R	
Data Register (P0_IN)	(8 bits)			· -[. · -] - · · · ·							
P0 Port Output Data Register (P0_OUT)	0x5201 (8 bits)	D7–0	P0OUT[7:0]	P0[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P0 Port	0x5202	D7–0	P0OEN[7:0]	P0[7:0] port output enable	1	Enable	0	Disable	0	R/W	
Output Enable Register (P0_OEN)	(8 bits)										
P0 Port Pull-up Control Register (P0_PU)	0x5203 (8 bits)	D7–0	P0PU[7:0]	P0[7:0] port pull-up enable	1	Enable	0	Disable	1 (0xff)	R/W	
P0 Port Schmitt Trigger Control Register (P0_SM)	0x5204 (8 bits)	D7–0	P0SM[7:0]	P0[7:0] port Schmitt trigger input enable	1	Enable (Schmitt)	0	Disable (CMOS)	1 (0xff)	R/W	
P0 Port Interrupt Mask Register (P0_IMSK)	0x5205 (8 bits)	D7–0	P0IE[7:0]	P0[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
P0 Port Interrupt Edge Select Register (P0_EDGE)	0x5206 (8 bits)	D7–0	P0EDGE[7:0]	P0[7:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	
P0 Port Interrupt Flag Register (P0_IFLG)	0x5207 (8 bits)	D7–0	P0IF[7:0]	P0[7:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.
P0 Port	0x5208	D7	-	reserved		-	-		-	-	0 when being read.
Chattering Filter Control Register (P0_CHAT)	(8 bits)	D6-4	P0CF2[2:0]	P0[7:4] chattering filter time		POCF2[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fPCLK 8192/fPCLK 4096/fPCLK 2048/fPCLK 1024/fPCLK 512/fPCLK 256/fPCLK None	0 0x0	R/W R/W	
		D3	-	reserved		-	-		-	-	0 when being read.
		D2-0	P0CF1[2:0]	P0[3:0] chattering filter time	F	POCF1[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fpcLk 8192/fpcLk 4096/fpcLk 2048/fpcLk 1024/fpcLk 512/fpcLk 256/fpcLk None	0x0	R/W	
P0 Port Key-	0x5209	D7–2	-	reserved		-	-		-	-	0 when being read.
Entry Reset Configuration Register (P0_KRST)	(8 bits)	D1–0	P0KRST[1:0]	P0 port key-entry reset configuration	P	0KRST[1:0] 0x3 0x2 0x1 0x0	1	onfiguration P0[3:0] = 0 P0[2:0] = 0 P0[1:0] = 0 Disable	0x0	R/W	
P0 Port Input Enable Register (P0_IEN)	0x520a (8 bits)	D7–0	P0IEN[7:0]	P0[7:0] port input enable	1	Enable	0	Disable	1 (0xff)	R/W	
P1 Port Input Data Register (P1_IN)	0x5210 (8 bits)			P1[7:0] port input data	1	1 (H)		0 (L)	×	R	
P1 Port Output Data Register (P1_OUT)	0x5211 (8 bits)			P1[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P1 Port Output Enable Register (P1_OEN)	0x5212 (8 bits)			P1[7:0] port output enable		Enable		Disable	0	R/W	
P1 Port Pull-up Control Register (P1_PU)	0x5213 (8 bits)	D7-0	P1PU[7:0]	P1[7:0] port pull-up enable	1	Enable	0	Disable	1 (0xff)	R/W	

Register name	Address	Bit	Name	Function		Sett	ing	9	Init.	R/W	Remarks
P1 Port Schmitt	0x5214	D7–0		P1[7:0] port Schmitt trigger input	1	Enable	0	Disable	1	R/W	
Trigger Control Register (P1_SM)	(8 bits)			enable		(Schmitt)		(CMOS)	(0xff)		
P1 Port Interrupt Mask Register (P1_IMSK)	0x5215 (8 bits)	D7–0	P1IE[7:0]	P1[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
P1 Port Interrupt Edge Select Register (P1_EDGE)	0x5216 (8 bits)	D7–0	P1EDGE[7:0]	P1[7:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	
P1 Port Interrupt Flag Register (P1_IFLG)	0x5217 (8 bits)	D7–0	P1IF[7:0]	P1[7:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.
P1 Port	0x5218	D7		reserved		-	-		-	-	0 when being read.
Chattering Filter Control Register (P1_CHAT)	(8 bits)	D6-4	P1CF2[2:0]	P1[7:4] chattering filter time	F	P1CF2[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fpclk 8192/fpclk 4096/fpclk 2048/fpclk 1024/fpclk 512/fpclk 256/fpclk None	0 0x0	R/W R/W	
		D3 D2–0		reserved P1[3:0] chattering filter time	F		1	Filter time 6384/fPCLK 8192/fPCLK 4096/fPCLK 2048/fPCLK 512/fPCLK 256/fPCLK None	0x0	_ R/W	0 when being read.
P1 Port Input Enable Register (P1_IEN)	0x521a (8 bits)	D7–0	P1IEN[7:0]	P1[7:0] port input enable	1	Enable	0	Disable	1 (0xff)	R/W	
P2 Port Input Data Register (P2_IN)	0x5220 (8 bits)	D7–0	P2IN[7:0]	P2[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
P2 Port Output Data Register (P2_OUT)	0x5221 (8 bits)	D7–0	P2OUT[7:0]	P2[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P2 Port Output Enable Register (P2_OEN)	0x5222 (8 bits)	D7–0	P2OEN[7:0]	P2[7:0] port output enable	1	Enable	0	Disable	0	R/W	
P2 Port Pull-up Control Register (P2_PU)	0x5223 (8 bits)	D7–0	P2PU[7:0]	P2[7:0] port pull-up enable	1	Enable		Disable	1 (0xff)	R/W	
P2 Port Schmitt Trigger Control Register (P2_SM)	(8 bits)	D7–0		P2[7:0] port Schmitt trigger input enable	1	Enable (Schmitt)	0	Disable (CMOS)	1 (0xff)	R/W	
P2 Port Interrupt Mask Register (P2_IMSK)	0x5225 (8 bits)	D7–0		P2[7:0] port interrupt enable		Enable		Disable	0	R/W	
P2 Port Interrupt Edge Select Register (P2_EDGE)	0x5226 (8 bits)	D7–0		P2[7:0] port interrupt edge select		Falling edge		Rising edge	0	R/W	
P2 Port Interrupt Flag Register (P2_IFLG)	0x5227 (8 bits)	D7–0	P2IF[7:0]	P2[7:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
P2 Port	0x5228	D7	-	reserved		-	-		-	-	0 when being read.
Chattering Filter Control Register (P2_CHAT)	(8 bits)	D6-4	P2CF2[2:0]	P2[7:4] chattering filter time		22CF2[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fPCLK 8192/fPCLK 4096/fPCLK 2048/fPCLK 512/fPCLK 256/fPCLK None	0 0x0	R/W R/W	
		D3	-	reserved	T	-	_		-	-	0 when being read.
		D2-0	P2CF1[2:0]	P2[3:0] chattering filter time	-	P2CF1[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fpcLk 8192/fpcLk 4096/fpcLk 2048/fpcLk 1024/fpcLk 512/fpcLk 256/fpcLk None	0x0	R/W	
P2 Port Input Enable Register (P2_IEN)	0x522a (8 bits)	D7–0	P2IEN[7:0]	P2[7:0] port input enable	1	Enable	0	Disable	1 (0xff)	R/W	
P3 Port Input	0x5230	D7–5	-	reserved	t	-	<u> </u>		_	_	0 when being read.
Data Register (P3_IN)	(8 bits)	D4–0	P3IN[4:0]	P3[4:0] port input data	1	1 (H)	0	0 (L)	×	R	
P3 Port Output	0x5231	D7–5	-	reserved	\lfloor	-	-		-	_	0 when being read.
Data Register (P3_OUT)	(8 bits)	D4–0	P3OUT[4:0]	P3[4:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P3 Port	0x5232	D7–6	-	reserved		-	-		-	-	0 when being read.
Output Enable	(8 bits)	D5	-	reserved	1				-	-	1 when being read.
Register (P3_OEN)		D4–0	P3OEN[4:0]	P3[4:0] port output enable	1	Enable	0	Disable	0	R/W	
P3 Port Pull-up	0x5233	D7–5	-	reserved					-	_	0 when being read.
Control Register (P3_PU)	(8 bits)	D4–0	P3PU[4:0]	P3[4:0] port pull-up enable	1	Enable	0	Disable	1 (0x1f)	R/W	
P3 Port Schmitt	0x5234	D7–5	-	reserved			-	1	_	-	0 when being read.
Trigger Control Register (P3_SM)	(8 bits)	D4–0	P3SM[4:0]	P3[4:0] port Schmitt trigger input enable	1	Enable (Schmitt)	0	Disable (CMOS)	1 (0x1f)	R/W	
P3 Port	0x5235	D7–5	-	reserved	Γ	-	_		-	-	0 when being read.
Interrupt Mask Register (P3_IMSK)	(8 bits)	D4–0	P3IE[4:0]	P3[4:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
P3 Port	0x5236	D7–5	-	reserved	Γ	-	_		-	-	0 when being read.
Interrupt Edge Select Register (P3_EDGE)	(8 bits)	D4–0	P3EDGE[4:0]	P3[4:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	
P3 Port	0x5237	D7–5	-	reserved		-	-		-	-	0 when being read.
Interrupt Flag Register (P3_IFLG)	(8 bits)	D4–0	P3IF[4:0]	P3[4:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.
P3 Port	0x5238	D7	-	reserved	1				-	-	0 when being read.
Chattering Filter Control Register (P3_CHAT)	(8 bits)	D6-4	P3CF2[2:0]	P34 chattering filter time		23CF2[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fPCLK 8192/fPCLK 4096/fPCLK 2048/fPCLK 1024/fPCLK 512/fPCLK 256/fPCLK None	0 0x0	R/W R/W	
	[D3	-	reserved		-	-		-	-	0 when being read.
		D2–0	P3CF1[2:0]	P3[3:0] chattering filter time		P3CF1[2:0] 0x7 0x6 0x5 0x4 0x3 0x2	1	Filter time 6384/fpclk 8192/fpclk 4096/fpclk 2048/fpclk 1024/fpclk 512/fpclk	0x0	R/W	
						0x1		256/fpclk			
P3 Port Input	0x523a	D7–5		reserved		0x1 0x0		256/fpclk None			0 when being read.

Register name	Address						Init.	R/W	Remarks
P0[3:0] Port	0x52a0	D7–6	P03MUX[1:0]	P03 port function select	P03MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	TOUT1/CAP1			
(P00_03PMUX)					0x1	SOUTO			
					0x0	P03			
		D5–4	P02MUX[1:0]	P02 port function select	P02MUX[1:0]	Function	0x0	R/W	
				-	0x3	reserved]		
					0x2	TOUT0/CAP0			
					0x1	SIN0			
					0x0	P02			
		D3–2	P01MUX[1:0]	P01 port function select	P01MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	REMO			
					0x1	LFRO			
					0x0	P01/EXCL1			
		D1–0	P00MUX[1:0]	P00 port function select	P00MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	REMI			
					0x1	RFCLKO			
					0x0	P00/EXCL0			
P0[7:4] Port	0x52a1	D7–6	P07MUX[1:0]	P07 port function select	P07MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)			-	0x3	reserved	1		
Register	·				0x2	#SPISS0			
(P04_07PMUX)					0x1	SENA0			
/					0x0	P07			
		D5–4	P06MUX[1:0]	P06 port function select	P06MUX[1:0]	Function	0x0	R/W	
					0x3	reserved	1		
					0x2	SPICLK0			
					0x1	SENB0			
					0x0	P06			
		D3–2	P05MUX[1:0]	P05 port function select	P05MUX[1:0]	Function	0x0	R/W	
				-	0x3	reserved	1		
					0x2	TOUT3/CAP3			
					0x1	SDO0			
					0x0	P05			
		D1–0	P04MUX[1:0]	P04 port function select	P04MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT2/CAP2			
					0x1	SDI0			
					0x0	P04			
P1[3:0] Port	0x52a2	D7–6	P13MUX[1:0]	P13 port function select	P13MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register	. ,				0x2	reserved			
(P10_13PMUX)					0x1	REF1			
/					0x0	P13			
		D5–4	P12MUX[1:0]	P12 port function select	P12MUX[1:0]	Function	0x0	R/W	
					0x3	reserved	1		
					0x2	reserved			
					0x1	RFIN1			
					0x0	P12			
		D3–2	P11MUX[1:0]	P11 port function select	P11MUX[1:0]	Function	0x0	R/W	
					0x3	reserved]		
					0x2	TOUT5/CAP5			
					0x1	RFIN0			
					0x0	P11			
		D1–0	P10MUX[1:0]	P10 port function select	P10MUX[1:0]	Function	0x0	R/W	
					0x3	reserved]		
					0x2	TOUT4/CAP4			
					0x1	REF0			
			1		0x0	P10	1		

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[7:4] Port	0x52a3	D7–6	P17MUX[1:0]	P17 port function select	P17MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	SCL0			
(P14_17PMUX)					0x1	SCL1			
					0x0	P17			
		D5–4	P16MUX[1:0]	P16 port function select	P16MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	#ADTRG			
					0x1	SCLK0			
					0x0	P16			
		D3–2	P15MUX[1:0]	P15 port function select	P15MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SENB1			
					0x0	P15			
		D1–0	P14MUX[1:0]	P14 port function select	P14MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1 0x0	SENA1 P14			
	0.00-4	D7 0	DOOMUNE	D00 part function			0.0		
P2[3:0] Port	0x52a4	D7–6	P23MUX[1:0]	P23 port function select	P23MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SDA0			
(P20_23PMUX)					0x1	AIN5			
		D5-4	DOOMUN[1.0]	DO0 part function colort	0x0	P23/EXCL3	0x0	R/W	
		D5-4	P22MUX[1:0]	P22 port function select	P22MUX[1:0] 0x3	Function reserved	UXU	R/W	
					0x3 0x2	SCL0			
					0x2 0x1	AIN6			
					0x0	P22/EXCL2			
		D3–2	P21MUX[1.0]	P21 port function select	P21MUX[1:0]	Function	0x0	R/W	
		D0 2	1 211000(1.0]		0x3	reserved			
					0x2	#BFR			
					0x1	AIN7			
					0x0	P21			
		D1-0	P20MUX[1:0]	P20 port function select	P20MUX[1:0]	Function	0x0	R/W	
				-	0x3	reserved			
					0x2	SDA0			
					0x1	SDA1			
					0x0	P20			
P2[7:4] Port	0x52a5	D7–6	P27MUX[1:0]	P27 port function select	P27MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	TOUT7/CAP7			
(P24_27PMUX)					0x1	AIN1			
					0x0	P27			
		D5–4	P26MUX[1:0]	P26 port function select	P26MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUT6/CAP6			
					0x1	AIN2			
		D C C	Bostunger		0x0	P26	0.5		
		D3–2	P25MUX[1:0]	P25 port function select	P25MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FOUTB			
					0x1	AIN3			
			D04MUV[1-0]	D04 part function calest	0x0	P25	0.0	R/W	
		D1–0	F24WUX[1:0]	P24 port function select	P24MUX[1:0]	Function	0x0	H/VV	
					0x3	reserved FOUTA			
					0x2 0x1	AIN4			
					0x0	P24			
			1		0.00	124	I	L	

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P3[3:0] Port	0x52a6	D7–6	P33MUX[1:0]	P33 port function select	P33MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)			-	0x3	reserved	1		
Register					0x2	EXOSC3			
(P30_33PMUX)					0x1	OSC3			
					0x0	P33			
		D5–4	P32MUX[1:0]	P32 port function select	P32MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P32			
					0x0	DST2			
		D3–2	P31MUX[1:0]	P31 port function select	P31MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P31			
					0x0	DSIO			
		D1–0	P30MUX[1:0]	P30 port function select	P30MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	AIN0			
					0x0	P30			
P34 Port	0x52a7	D7–2	-	reserved	-		-	-	0 when being read.
Function Select	(8 bits)	D1–0	P34MUX[1:0]	P34 port function select	P34MUX[1:0]	Function	0x0	R/W	
Register					0x3	reserved			
(P34PMUX)					0x2	reserved			
					0x1	OSC4			
					0x0	P34			

0x4020, 0x5320-0x532c

MISC Registers

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
Debug Mode	0x4020	D7–2	-	reserved		_	-	-	0 when being read.
Control	(8 bits)								
Register 1		D1	DBRUN1	Run/stop select in debug mode	1 Run	0 Stop	0	R/W	
(MISC_DMODE1)		D0	-	reserved	-	-	-	-	0 when being read.
FLASHC/	0x5320	D15–13	-	reserved	-	_	-	-	0 when being read.
SRAMC Control	(16 bits)	D12	SRRVS	SRAMC bit order reverse	1 Reverse	0 Normal	0	R/W	
Register		D11-10	-	reserved	-	-	-	-	0 when being read.
(MISC_FL)		D9–8	SRCYC[1:0]	SRAMC access cycle	SRCYC[1:0]	Access cycle	0x3	R/W	
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
		D7–3		reserved	0x0	2 cycles			0 when being read.
		D7-3 D2-0	FLCYC[2·0]	FLASHC read access cycle	FLCYC[2:0]	Read cycle	 0x3	 R/W	o when being redu.
		52 0	0 . 0[2.0]		0x7-0x5	reserved	0.0	1.0.00	
					0x4	1 cycle			
					0x3	5 cycles			
					0x2	4 cycles			
					0x1	3 cycles			
					0x0	2 cycles			
Debug Mode	0x5322	D15–1	-	reserved	-	_	-	-	0 when being read.
Control	(16 bits)								
Register 2 (MISC_DMODE2)		D0	DBRUN2	Run/stop select in debug mode (except PCLK peripheral circuits)	1 Run	0 Stop	0	R/W	
MISC Protect	0x5324	D15_0	PPOTI15-01	MISC register write protect	Writing 0x96 ro	moves the write	0x0	R/W	
Register	(16 bits)	D13-0	FR01[13.0]		protection of the		0.00	11/11	
(MISC_PROT)	(10 510)				ters (0x5326-0)	0			
(Writing another	,			
					write protection				
IRAM Size	0x5326	D15–9	-	reserved	-	_	-	-	0 when being read.
Select Register	(16 bits)	D8	DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7	-	reserved	-	_	-	-	0 when being read.
		D6–4	IRAMACTSZ [2:0]	IRAM actual size	0x2 (=	= 4KB)	0x2	R	
		D3	-	reserved	-	_	-	-	0 when being read.
		D2-0	IRAMSZ[2:0]	IRAM size select	IRAMSZ[2:0]	Size	0x2	R/W	, in the second s
					0x5	512B			
					0x4	1KB			
					0x3	2KB			
					0x2	4KB			
					Other	reserved			
Vector Table	0x5328	D15-8		Vector table base address A[15:8]		-0xff	0x80	R/W	
Address Low	(16 bits)	D7–0	TTBR[7:0]	Vector table base address A[7:0]	0	x0	0x0	R	
Register (MISC_TTBRL)				(fixed at 0)					

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
Vector Table	0x532a	D15-8	-	reserved	-	-	-	-	0 when being read.
Address High	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0-	-0xff	0x0	R/W	-
Register (MISC_TTBRH)				A[23:16]					
PSR Register	0x532c	D15–8	-	reserved	-	_	-	-	0 when being read.
(MISC_PSR)	(16 bits)	D7–5	PSRIL[2:0]	PSR interrupt level (IL) bits	0x0 t	o 0x7	0x0	R	
		D4	PSRIE	PSR interrupt enable (IE) bit	1 1 (enable)	0 0 (disable)	0	R	
		D3	PSRC	PSR carry (C) flag	1 1 (set)	0 0 (cleared)	0	R	1
		D2	PSRV	PSR overflow (V) flag	1 1 (set)	0 0 (cleared)	0	R	
		D1	PSRZ	PSR zero (Z) flag	1 1 (set)	0 0 (cleared)	0	R	
		D0	PSRN	PSR negative (N) flag	1 1 (set)	0 0 (cleared)	0	R	

0x5340-0x5346

IR Remote Controller

Register name	Address	Bit	Name	Function	Ι	Set	tin	g	Init.	R/W	Remarks
REMC	0x5340	D15–12	CGCLK[3:0]	Carrier generator clock division		GCLK[3:0]	Γ.		0x0	R/W	Source clock = PCLK
Configuration	(16 bits)			ratio select	L	CCLK[3:0]	'	Division ratio			
Register						0xf	Γ	reserved			
(REMC_CFG)						0xe		1/16384			
						0xd		1/8192			
						0xc		1/4096			
						0xb		1/2048			
						0xa 0x9		1/1024 1/512			
					1	0x9 0x8		1/256			
		D11–8	LCCLK[3:0]	Length counter clock division ratio		0x8 0x7		1/230	0x0	R/W	
				select		0x6		1/64			
						0x5		1/32			
						0x4		1/16			
						0x3		1/8			
						0x2		1/4			
						0x1		1/2			
						0x0		1/1			
		D7–2	-	reserved	<u> </u>		-	_	-	-	0 when being read.
			REMMD	REMC mode select	1	Receive	-	Transmit	0	R/W	
			REMEN	REMC enable	1	Enable	0	Disable	0	R/W	
REMC Carrier	0x5342	D15–14		reserved			_		-	-	0 when being read.
Length Setup	(16 bits)		REMCL[5:0]	Carrier L length setup		0x0 t	o 0	x3f	0x0	R/W	
Register		D7–6	-	reserved		-	-		-	-	0 when being read.
(REMC_CAR)		D5–0	REMCH[5:0]	Carrier H length setup		0x0 t	o 0	x3f	0x0	R/W	
REMC Length	0x5344	D15-8	REMLEN[7:0]	Transmit/receive data length count		0x0 t	:o ()xff	0x0	R/W	
Counter Register	(16 bits)			(down counter)							
(REMC_LCNT)		D7–1	_	reserved		-	-		-	-	0 when being read.
		D0	REMDT	Transmit/receive data	1	1 (H)	0	0 (L)	0	R/W	
REMC Interrupt	0x5346	D15-11	-	reserved	1		_		-	-	0 when being read.
Control Register	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag	1	interrupt		interrupt not	0	R/W	
		D8	REMUIF	Underflow interrupt flag		occurred		occurred	0	R/W	
		D7–3	-	reserved			_		-	-	0 when being read.
		D2	REMFIE	Falling edge interrupt enable	1	Enable	-	Disable	0	R/W	
		D1	REMRIE	Rising edge interrupt enable	1	Enable	0		0	R/W	
		D0	REMUIE	Underflow interrupt enable	1	Enable	0	Disable	0	R/W	

0x5380-0x5386

A/D Converter

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
A/D Conversion	0x5380	D15–0	ADD[15:0]	A/D converted data	0x0 to 0x3ff	0x0	R	
Result Register	(16 bits)			ADD[9:0] are effective when				
(ADC10_ADD)				STMD = 0 (ADD[15:10] = 0)				
				ADD[15:6] are effective when				
				STMD = 1 (ADD[5:0] = 0)				

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
A/D Trigger/	0x5382	D15–14	-	reserved			-		-	-	0 when being read.
Channel Select	(16 bits)	D13-11	ADCE[2:0]	End channel select		0x0	to 0	x7	0x0	R/W	-
Register		D10-8	ADCS[2:0]	Start channel select		0x0	to 0	x7	0x0	R/W	
(ADC10_TRG)		D7	STMD	Conversion result storing mode	1	ADD[15:6]	0	ADD[9:0]	0	R/W	
		D6	ADMS	Conversion mode select	1	Continuous	0	Single	0	R/W	
		D5–4	ADTS[1:0]	Conversion trigger select		ADTS[1:0]		Trigger	0x0	R/W	
						0x3	#	ADTRG pin			
						0x2		reserved			
						0x1		T16 Ch.1			
						0x0		Software			
		D3	-	reserved			-		-	-	0 when being read.
		D2–0	ADST[2:0]	Sampling time setting		ADST[2:0]	Sa	ampling time	0x7	R/W	
						0x7		9 cycles			
						0x6		8 cycles			
						0x5		7 cycles			
						0x4	1	6 cycles			
						0x3		5 cycles			
						0x2		4 cycles			
						0x1		3 cycles			
			1			0x0		2 cycles			
A/D Control/	0x5384	D15	-	reserved			-		-	-	0 when being read.
Status Register	(16 bits)		ADICH[2:0]	Conversion channel indicator		0x0	to 0	x7	0x0	R	
(ADC10_CTL)		D11	-	reserved		-	-	l	-	-	0 when being read.
		D10	ADIBS	ADC10 status		Busy		Idle	0	R	
		D9	ADOWE	Overwrite error flag		Error		Normal	0	R/W	Reset by writing 1.
		D8	ADCF	Conversion completion flag	1	Completed	0	Run/Stand- by	0	R	Reset when ADC10_ ADD is read.
		D7–6	-	reserved			_		-	-	0 when being read.
		D5	ADOIE	Overwrite error interrupt enable		Enable		Disable	0	R/W	
		D4	ADCIE	Conversion completion int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved			-		-	_	0 when being read.
		D1	ADCTL	A/D conversion control		Start	0	Stop	0	R/W	
		D0	ADEN	ADC10 enable	1	Enable	0	Disable	0	R/W	
A/D Clock	0x5386	D15–4	-	reserved			-		-	-	0 when being read.
Control Register	(16 bits)	D3–0	ADDF[3:0]	A/D converter clock division ratio		ADDF[3:0]		ivision ratio	0x0	R/W	Source clock = PCLK
(ADC10_CLK)				select		0xf		reserved			
						0xe		1/32768			
						0xd		1/16384			
						0xc		1/8192 1/4096			
						0xb					
						0xa 0x9		1/2048 1/1024			
						0x9 0x8		1/512			
						0x8 0x7	1	1/256			
						0x7 0x6	1	1/128			
						0x5	1	1/64			
						0x3 0x4	1	1/32			
						0x3	1	1/16			
						0x2	1	1/8			
						0x1	1	1/4			
1					1	0x0	1	1/2			

0x5067, 0x53a0–0x53ae

R/F Converter

Register name	Address	Bit	Name	Function	Set	tting	Init.	R/W	Remarks
RFC Clock	0x5067	D7–6	-	reserved		_	-	-	0 when being read.
Control Register	(8 bits)	D5–4	CLKDIV	RFC clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
(RFC_CLK)			[1:0]		0x3	1/8			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	CLKSRC	RFC clock source select	CLKSRC[1:0]	Clock source	0x1	R/W	
			[1:0]		0x3	reserved			
					0x2	OSC3			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved		_	-	-	0 when being read.
		D0	CLKEN	RFC clock enable	1 Enable	0 Disable	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
RFC Control	0x53a0	D15–8	-	reserved		-	-		-	-	0 when being read.
Register	(16 bits)	D7	CONEN	Continuous oscillation enable	1	Enable	0	Disable	0	R/W	, in the second se
(RFC_CTL)		D6	EVTEN	Event counter mode enable	1	Enable	0	Disable	0	R/W	
		D5-4	SMODE[1:0]	Sensor oscillation mode select	-	SMODE[1:0]	-	Sensor	0x0	R/W	
						0x3		reserved			
						0x2	D	C capacitive			
						0x1		AC resistive			
						0x0		OC resistive			
		D3–2	-	reserved			-		-	-	0 when being read.
		D1	CHSEL	Conversion channel select		Ch.1		Ch.0	0	R/W	
		D0	RFCEN	RFC enable	1	Enable	0	Disable	0	R/W	
RFC Oscillation	0x53a2	D15–3	-	reserved			-		-	-	0 when being read.
Trigger Register	(16 bits)	D2	SSENB	Sensor B oscillation control/status	1	Start/Run	0	Stop	0	R/W	
(RFC_TRG)		D1	SSENA	Sensor A oscillation control/status	1	Start/Run	0	Stop	0	R/W	
		D0	SREF	Reference oscillation control/status	1	Start/Run	0	Stop	0	R/W	
RFC	0x53a4	D15-0	MC[15:0]	Measurement counter low-order		0x0–	-0x	fff	0x0	R/W	
Measurement	(16 bits)			16-bit data		2.40					
Counter Low	, , , , , , , , ,										
Register											
(RFC_MCL)											
RFC	0x53a6	D15-8	i_	reserved	t		_		_	_	0 when being read.
Measurement	(16 bits)		MC[23:16]	Measurement counter high-order	1	0x0-	-01	ff	0x0	R/W	o whom boing road.
Counter High	(10 2.10)	010	110[20:10]	8-bit data							
Register				o bh dala							
(RFC_MCH)											
RFC Time Base	0x53a8	D15-0	TC[15:0]	Time base counter low-order 16-	Ē	0x0–0xffff				R/W	
Counter Low	(16 bits)	2.00		bit data		0,10	0,74		0x0		
Register	(,										
(RFC_TCL)											
RFC Time Base	0x53aa	D15-8	_	reserved	Ē	-	_		_	_	0 when being read.
Counter High	(16 bits)	D7-0	TC[23:16]	Time base counter high-order	1	0x0-	-0>	ff	0x0	R/W	
Register	(,	5. 0	[]	8-bit data		0/10	0,		0,10		
(RFC_TCH)											
RFC Interrupt	0x53ac	D15–5	i_	reserved	İ	-	_		_	_	0 when being read.
Mask Register	(16 bits)	D10 0	OVTCIE	TC overflow error interrupt enable	1	Enable	0	Disable	0	R/W	
(RFC_IMSK)	()	D3	OVMCIE	MC overflow error interrupt enable	1	Enable		Disable	0	R/W	
		D2	ESENBIE	Sensor B oscillation completion	_	Enable	0	Disable	0	R/W	
				interrupt enable							
		D1	ESENAIE	Sensor A oscillation completion	1	Enable	0	Disable	0	R/W	1
				interrupt enable							
		D0	EREFIE	Reference oscillation completion	1	Enable	0	Disable	0	R/W	1
				interrupt enable			L				
RFC Interrupt	0x53ae	D15–5	-	reserved	Γ	-	_		_	-	0 when being read.
Flag Register	(16 bits)	D 10 0	OVTCIF	TC overflow error interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(RFC_IFLG)	. '	D3	OVMCIF	MC overflow error interrupt flag	1	interrupt	ľ	interrupt not	0	R/W	
,		D2	ESENBIF	Sensor B oscillation completion	1	occurred		occurred	0	R/W	
				interrupt flag	1						
		D1	ESENAIF	Sensor A oscillation completion	1				0	R/W	
				interrupt flag							
		D0	EREFIF	Reference oscillation completion	1				0	R/W	1
				interrupt flag							
						•	-				

0x5068, 0x5400-0x540c

16-bit PWM Timer Ch.0

-
-
-
0 when being read.
o when being read.
-
-
0 when being read.
o when being read.
-
0 when being read.
1
0 when being read.
1

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A	0x540a	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture Ch.0		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	CAPBIE	Capture B interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN0)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A	0x540c	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Capture Ch.0		D4	CAPAOWIF	Capture A overwrite interrupt flag		interrupt		interrupt not	0	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag		occurred		occurred	0	R/W	
Register		D2	CAPAIF	Capture A interrupt flag					0	R/W	
(T16A_IFLG0)		D1	CBIF	Compare B interrupt flag					0	R/W	
		D0	CAIF	Compare A interrupt flag					0	R/W	

0x5069, 0x5420-0x542c

16-bit PWM Timer Ch.1

Register name	Address	Bit	Name	Function		Set	ting		Init.	R/W	Remarks
T16A Clock Control Register	0x5069 (8 bits)	D7–4	CLKDIV [3:0]	Clock division ratio select	CLK	DIV[3:0]	Divisior OSC3 or		0x0	R/W	
Ch.1	· ,						IOSC				
(T16A_CLK1)						0xf	-	-]		
						0xe	1/16384	-			
						0xd	1/8192	-			
						0xc	1/4096	-			
						0xb	1/2048	-			
						0xa	1/1024	-			
						0x9	1/512	-			
						0x8	1/256	1/256			
						0x7	1/128	1/128			
						0x6	1/64	1/64			
						0x5	1/32	1/32			
						0x4	1/16	1/16			
						0x3	1/8	1/8			
						0x2	1/4	1/4			
						0x1	1/2 1/1	1/2 1/1			
		D3-2	CLKSRC	Clock source select		0x0 SRC[1:0]	Clock s		0x0	R/W	
		D3-2	[1:0]	Clock source select	-				0.00		
			[1.0]			0x3 0x2	Externa				
							OSC				
						0x1	OSC				
		D1				0x0	IOS	C	_		
		D1 D0	- CLKEN	reserved Count clock enable	1 Ena	- ablo	0 Disat		0	– R/W	
T16A Counter	0x5420	D15-6		reserved		abic					0 when being read.
Ch.1 Control	(16 bits)		- CCABCNT		0040		-		-	_ R/W	o when being read.
	(16 bits)	D5–4		Counter select		CNT[1:0]			0x0	H/W	
Register			[1:0]			0x3	Ch.	-			
(T16A_CTL1)						0x2	Ch.				
						0x1	Ch.				
						0x0	Ch.				
		D3	CBUFEN	Compare buffer enable	1 Ena		0 Disab		0	R/W	
		D2	TRMD	Count mode select		e-shot	0 Repe		0	R/W	
		D1	PRESET	Counter reset	1 Re:		0 Ignor	ed	0		0 when being read.
		D0	PRUN	Counter run/stop control	1 Ru	1 Run 0 Stop				R/W	
T16A Counter	0x5422	D15–0	T16ATC	Counter data		0x0 to	0xffff		0x0	R	
Ch.1 Data	(16 bits)		[15:0]	T16ATC15 = MSB							
Register			1	T16ATC0 = LSB							
(T16A_TC1)											

Register name	Address	Bit	Name	Function		Set	ting)	Init.	R/W	Remarks
T16A	0x5424	D15-14	CAPBTRG	Capture B trigger select	CA	PBTRG[1:0]	T	rigger edge	0x0	R/W	
Comparator/	(16 bits)		[1:0]		-	0x3	<u> </u>	↑ and ↓			
Capture Ch.1	(,					0x2		1			
Control Register						0x1		Ť			
(T16A_CCCTL1)						0x0		None			
(TIDA_CCCTET)		D12_12	TOUTBMD	TOUT B mode select		UTBMD[1:0]		Mode	0x0	R/W	
		013-12	[1:0]	TOOT B HIDde select	۳	0x3		p B: ↑ or ↓	0.00		
			[1.0]			0x3 0x2		р В. ⊺ ог ↓ p A: ↑ or ↓			
						0x1	lcm	p A: ↑, B:↓			
		D 11 10			<u> </u>	0x0		Off			
		D11-10		reserved		-	-		-	-	0 when being read.
		D9	TOUTBINV	TOUT B invert		Invert		Normal	0	R/W	
		D8	CCBMD	T16A_CCB register mode select		Capture	_	Comparator	0	R/W	
		D7–6	CAPATRG	Capture A trigger select	CA	APATRG[1:0]	T	rigger edge	0x0	R/W	
			[1:0]			0x3		1 and ↓			
						0x2		Ļ			
						0x1		↑			
						0x0		None			
		D5–4	TOUTAMD	TOUT A mode select	TO	UTAMD[1:0]		Mode	0x0	R/W	1
			[1:0]			0x3	cm	p B: ↑ or ↓			
						0x2	lcm	pA:↑or↓			
						0x1		p A: ↑, B: ↓			
						0x0		Off			
		D3–2	-	reserved			_		_	-	0 when being read.
		D1	TOUTAINV	TOUT A invert	1	Invert	0	Normal	0	R/W	,
		D0	CCAMD	T16A CCA register mode select		Capture		Comparator	0	R/W	
T16A	0x5426	D15-0	CCA[15:0]	Compare/capture A data		0x0 to	_		0x0	R/W	
Comparator/	(16 bits)	010 0	007[10.0]	CCA15 = MSB			. 07		0.00		
Capture Ch.1 A	(10 bits)			CCA0 = LSB							
				CCAU = LOB							
Data Register											
(T16A_CCA1)											
T16A	0x5428	D15–0	CCB[15:0]	Compare/capture B data		0x0 to	o 0x	ffff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB							
Capture Ch.1 B				CCB0 = LSB							
Data Register											
(T16A_CCB1)											
T16A	0x542a	D15-6	-	reserved			_		_	_	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture Ch.1	()	 D4		Capture A overwrite interrupt enable		Enable	-	Disable	0	R/W	
Interrupt Enable		D4 D3	CAPBIE	Capture B interrupt enable		Enable		Disable	0	R/W	
Register		 D2		Capture A interrupt enable		Enable	-	Disable	0	R/W	
(T16A_IEN1)		 D1	CAPAIE	Compare B interrupt enable		Enable		Disable	0	R/W	
(I IOA_IENI)		D1 D0		Compare B Interrupt enable		Enable		Disable	0	R/W	
T16A	0x542c	-						Disable	0		0 when heing rg!
		D15-6	-	reserved		-	-	0		-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of		Cause of	0	R/W	Reset by writing 1.
Capture Ch.1		D4	CAPAOWIF	Capture A overwrite interrupt flag		interrupt		interrupt not	0	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag		occurred		occurred	0	R/W	
Register		D2	CAPAIF	Capture A interrupt flag					0	R/W	
(T16A_IFLG1)		D1	CBIF	Compare B interrupt flag					0	R/W	
		D0	CAIF	Compare A interrupt flag					0	R/W	

0x506a, 0x5440–0x544c

16-bit PWM Timer Ch.2

Register name	Address	Bit	Name	Function	Set	ting		Init.	R/W	Remarks										
T16A Clock	0x506a	D7–4	CLKDIV	Clock division ratio select		Division		0x0	R/W											
Control Register	(8 bits)		[3:0]		CLKDIV[3:0]	OSC3 or	OSC1													
Ch.2						IOSC														
(T16A_CLK2)					0xf	-	-													
					0xe	1/16384	-													
					0xd 0xc	1/8192 1/4096	-													
					0xb	1/2048	_													
					0xa	1/1024	_													
					0x9	1/512	_													
					0x8		1/256													
					0x7	1/128	1/128													
					0x6	1/64	1/64													
					0x5	1/32	1/32													
					0x4	1/16	1/16													
					0x3	1/8 1/4	1/8 1/4													
					0x2 0x1	1/4	1/4													
					0x0	1/2	1/1													
		D3-2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock so		0x0	R/W											
		00 2	[1:0]		0x3	External		0.00	10,44											
					0x3 0x2	OSC														
					0x2 0x1	OSC														
					0x0	1050														
		D1	-	reserved	-			-	-											
		D0	CLKEN	Count clock enable	1 Enable	0 Disab	le	0	R/W											
T16A Counter	0x5440	D15–6	-	reserved	-	-		-	_	0 when being read.										
Ch.2 Control	(16 bits)	D5–4	CCABCNT	Counter select	CCABCNT[1:0]	Counter		0x0	R/W											
Register			[1:0]		0x3	Ch.3														
(T16A_CTL2)					0x2	Ch.2														
					0x1	Ch.1														
				-	0x0	Ch.0														
		D3	CBUFEN	Compare buffer enable	1 Enable					0 Disable								0	R/W	
		D2	TRMD	Count mode select	1 One-shot	0 Repea		0	R/W	O when he is a set										
		D1 D0	PRESET	Counter reset	1 Reset 1 Run	0 Ignore 0 Stop	u	0	W R/W	0 when being read.										
T16A Counter	0x5442		T16ATC	Counter run/stop control	0x0 to			0x0		[
Ch.2 Data		D15-0	[15:0]	Counter data T16ATC15 = MSB		OXIIII		UXU	R											
Register	(16 bits)		[15.0]	T16ATC0 = LSB																
(T16A_TC2)																				
T16A	0x5444	D15-14	CAPBTRG	Capture B trigger select	CAPBTRG[1:0]	Trigger e	anhe	0x0	0x0	R/W										
Comparator/	(16 bits)	5.0	[1:0]		0x3	↑ and		0/10												
Capture Ch.2	(,				0x2	↓														
Control Register					0x1	l ↑														
(T16A_CCCTL2)					0x0	None	e													
		D13–12	TOUTBMD	TOUT B mode select	TOUTBMD[1:0]	Mode	ə	0x0	D 444											
		1	[1:0]	1		cmp B:↑	or↓		R/W											
			[[1:0]		0x3				R/W											
			[1.0]			cmp A: ↑			H/W											
1 1			[1.0]		0x2 0x1	cmp A: ↑ cmp A: ↑,	B:↓		H/W											
					0x2	cmp A: ↑	B:↓		R/W											
		D11-10		reserved	0x2 0x1 0x0	cmp A: ↑ cmp A: ↑, Off	В:↓	-	_	0 when being read.										
		D9	– TOUTBINV	TOUT B invert	0x2 0x1 0x0 1 Invert	cmp A: ↑ cmp A: ↑, Off - 0 Norma	B:↓ I	0	– R/W	0 when being read.										
		D9 D8	- TOUTBINV CCBMD	TOUT B invert T16A_CCB register mode select	0x2 0x1 0x0 1 Invert 1 Capture	cmp A: ↑ cmp A: ↑, Off - 0 Norma 0 Compa	B:↓ Il arator	0 0	– R/W R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD CAPATRG	TOUT B invert	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0]	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e	B:↓ Il arator edge	0 0	– R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD	TOUT B invert T16A_CCB register mode select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and	B:↓ Il arator edge	0 0	– R/W R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD CAPATRG	TOUT B invert T16A_CCB register mode select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓	B:↓ Il arator edge	0 0	– R/W R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD CAPATRG	TOUT B invert T16A_CCB register mode select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓ ↑	B:↓ Il arator edge ↓	0 0	– R/W R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD CAPATRG	TOUT B invert T16A_CCB register mode select Capture A trigger select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger 6 ↑ and ↓ ↑ Nore	B:↓ Il arator edge ↓	0 0	– R/W R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD	TOUT B invert T16A_CCB register mode select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓ ↑	B:↓ Il arator edge ↓	0 0 0x0	R/W R/W R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD CAPATRG [1:0]	TOUT B invert T16A_CCB register mode select Capture A trigger select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0]	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger 6 ↑ and ↓ ↑ None	B:↓ Il arator adge ↓ e e or↓	0 0 0x0	R/W R/W R/W	0 when being read.										
		D9 D8 D7–6	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD	TOUT B invert T16A_CCB register mode select Capture A trigger select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓ ↑ Nore Mode cmp B: ↑	$\begin{array}{c} B:\downarrow\\ I\\ arator\\ adge\\ \downarrow\\ \downarrow\\ e\\ e\\ or\downarrow\\ 0 0 0x0	R/W R/W R/W	0 when being read.											
		D9 D8 D7-6 D5-4	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0	cmp A: ↑, cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓ ↑ None Comp B: ↑ cmp A: ↑	$\begin{array}{c} B:\downarrow\\ I\\ arator\\ edge\\ \downarrow\\ e\\ e\\ or\downarrow\\ B:\downarrow\\ \end{array}$	0 0 0x0	R/W R/W R/W											
		D9 D8 D7-6 D5-4 D3-2	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0]	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x3 0x2 0x1 0x3 0x2 0x1 0x3 0x2 0x1	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓ ↑ None Mode cmp B: ↑ cmp A: ↑, Cmp A: ↑,	B: ↓ I arator adge ↓ a a a b or ↓ B: ↓	0 0x0 0x0	R/W R/W R/W	0 when being read. 0 when being read.										
		D9 D8 D7-6 D5-4 D3-2 D1	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x3 0x2 0x1 0x0 1 Invert	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓ ↑ None Mode cmp A: ↑, cmp A: ↑, cmp A: ↑, Compa 0 for a compa 0 for	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0	R/W R/W R/W											
		D9 D8 D7-6 D5-4 D3-2 D1 D0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Invert 1 Capture	cmp A: ↑ cmp A: ↑, Off Off O Norma O Compa Trigger e ↑ and ↓ ↑ Nonn Mode cmp A: ↑, cmp A: ↑, Cmp A: ↑, Off O Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 - 0	R/W R/W R/W											
T16A	0x5446	D9 D8 D7-6 D5-4 D3-2 D1 D0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Invert 1 Capture	cmp A: ↑ cmp A: ↑, Off 0 Norma 0 Compa Trigger e ↑ and ↓ ↑ None Mode cmp A: ↑, cmp A: ↑, cmp A: ↑, Compa 0 for a compa 0 for	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 - 0	R/W R/W R/W											
Comparator/	0x5446 (16 bits)	D9 D8 D7-6 D5-4 D3-2 D1 D0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Invert 1 Capture	cmp A: ↑ cmp A: ↑, Off Off O Norma O Compa Trigger e ↑ and ↓ ↑ Nonn Mode cmp A: ↑, cmp A: ↑, Cmp A: ↑, Off O Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 - 0	R/W R/W R/W											
Comparator/ Capture Ch.2 A		D9 D8 D7-6 D5-4 D3-2 D1 D0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Invert 1 Capture	cmp A: ↑ cmp A: ↑, Off Off O Norma O Compa Trigger e ↑ and ↓ ↑ Nonn Mode cmp A: ↑, cmp A: ↑, Cmp A: ↑, Off O Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 - 0	R/W R/W R/W											
Comparator/ Capture Ch.2 A Data Register		D9 D8 D7-6 D5-4 D3-2 D1 D0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Invert 1 Capture	cmp A: ↑ cmp A: ↑, Off Off O Norma O Compa Trigger e ↑ and ↓ ↑ Nonn Mode cmp A: ↑, cmp A: ↑, Cmp A: ↑, Off O Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 - 0	R/W R/W R/W											
Comparator/ Capture Ch.2 A Data Register (T16A_CCA2)	(16 bits)	D9 D8 D7-6 D5-4 D3-2 D1 D0 D15-0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Capture 1 Capture 0x0	cmp A: ↑ cmp A: ↑. Off O Norma O Compa Trigger e ↑ and ↓ ↑ None Mode cmp A: ↑. Cmp A: ↑. Off O Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa 0 C	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 0x0 0x0 0x0	R/W R/W R/W R/W R/W											
Comparator/ Capture Ch.2 A Data Register (T16A_CCA2) T16A	(16 bits) 0x5448	D9 D8 D7-6 D5-4 D3-2 D1 D0 D15-0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare/capture B data	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Capture 1 Capture 0x0	cmp A: ↑ cmp A: ↑, Off Off O Norma O Compa Trigger e ↑ and ↓ ↑ Nonn Mode cmp A: ↑, cmp A: ↑, Off Compa 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Compa ↑ 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa 0 Compa ↑	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 - 0	R/W R/W R/W R/W R/W											
Comparator/ Capture Ch.2 A Data Register (T16A_CCA2) T16A Comparator/	(16 bits)	D9 D8 D7-6 D5-4 D3-2 D1 D0 D15-0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare/capture B data CCB15 = MSB	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Capture 1 Capture 0x0	cmp A: ↑ cmp A: ↑. Off O Norma O Compa Trigger e ↑ and ↓ ↑ None Mode cmp A: ↑. Cmp A: ↑. Off O Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa 0 C	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 0x0 0x0 0x0	R/W R/W R/W R/W R/W											
Comparator/ Capture Ch.2 A Data Register (T16A_CCA2) T16A Comparator/ Capture Ch.2 B	(16 bits) 0x5448	D9 D8 D7-6 D5-4 D3-2 D1 D0 D15-0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare/capture B data	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Capture 1 Capture 0x0	cmp A: ↑ cmp A: ↑. Off O Norma O Compa Trigger e ↑ and ↓ ↑ None Mode cmp A: ↑. Cmp A: ↑. Off O Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa 0 C	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 0x0 0x0 0x0	R/W R/W R/W R/W R/W											
Comparator/ Capture Ch.2 A Data Register (T16A_CCA2) T16A Comparator/	(16 bits) 0x5448	D9 D8 D7-6 D5-4 D3-2 D1 D0 D15-0	- TOUTBINV CCBMD CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	TOUT B invert T16A_CCB register mode select Capture A trigger select TOUT A mode select reserved TOUT A invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare/capture B data CCB15 = MSB	0x2 0x1 0x0 1 Invert 1 Capture CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x2 0x1 0x0 1 Invert 1 Capture 1 Capture 0x0	cmp A: ↑ cmp A: ↑. Off O Norma O Compa Trigger e ↑ and ↓ ↑ None Mode cmp A: ↑. Cmp A: ↑. Off O Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Compa ↑ 0 Norma 0 Compa ↑ 0 Norma 0 Compa 0 Compa ↑ 0 Norma 0 Compa 0 C	$\begin{array}{c} B:\downarrow\\\\ arator\\\\ adge\\\\ \downarrow\\\\ e\\\\ e\\\\ e\\\\ e\\\\ B:\downarrow\\\\ B:\downarrow\\\\ I\\\\	0 0x0 0x0 0x0 0x0 0x0	R/W R/W R/W R/W R/W											

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
T16A	0x544a	D15–6	-	reserved		-		-	-	0 when being read.	
Comparator/	(16 bits)	D5	CAPBOWIE	Capture B overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Capture Ch.2		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	CAPBIE	Capture B interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN2)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A	0x544c	D15–6	-	reserved		-	_		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Capture Ch.2		D4	CAPAOWIF	Capture A overwrite interrupt flag	1	interrupt		interrupt not	0	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag	1	occurred		occurred	0	R/W	
Register		D2	CAPAIF	Capture A interrupt flag]				0	R/W	
(T16A_IFLG2)		D1	CBIF	Compare B interrupt flag					0	R/W	
		D0	CAIF	Compare A interrupt flag					0	R/W	

0x506b, 0x5460-0x546c

16-bit PWM Timer Ch.3

Register name	Address	Bit	Name	Function		Set	ting		Init.	R/W	Remarks
T16A Clock Control Register	0x506b (8 bits)	D7–4	CLKDIV [3:0]	Clock division ratio select	СІ	LKDIV[3:0]	Division OSC3 or		0x0	R/W	
Ch.3 (T16A_CLK3)						Oxf		_			
						0xe	1/16384	-			
						0xd	1/8192	-			
						0xc	1/4096	-			
						0xb	1/2048	-			
						0xa	1/1024	-			
						0x9	1/512	_			
						0x8	1/256	1/256			
						0x7 0x6	1/128 1/64	1/128			
						0x6 0x5	1/64	1/04			
						0x3 0x4	1/16	1/16			
						0x3	1/8	1/8			
						0x2	1/4	1/4			
						0x1	1/2	1/2			
						0x0	1/1	1/1			
		D3–2	CLKSRC	Clock source select	CL	KSRC[1:0]	Clock s	ource	0x0	R/W	
			[1:0]			0x3	Externa				
						0x2	OS				
						0x1	OS				
						0x0	105	C			
		D1	-	reserved		-	-		-	-	
		D0	CLKEN	Count clock enable	1 E	Enable	0 Disa	ole	0	R/W	
T16A Counter	0x5460	D15–6	-	reserved		-	-		-	-	0 when being read.
Ch.3 Control	(16 bits)	D5–4	CCABCNT	Counter select	CC	ABCNT[1:0]	Counte	er Ch.	0x0	R/W	
Register			[1:0]			0x3	Ch				
(T16A_CTL3)						0x2	Ch				
						0x1	Ch				
			-	-		0x0	Ch				
		D3	CBUFEN	Compare buffer enable		Enable	0 Disat		0	R/W	
		D2	TRMD	Count mode select		One-shot	0 Repe		0	R/W	
		D1 D0	PRESET	Counter reset		Reset	0 Ignor	ed	0	W	0 when being read.
				0 Stop	0	R/W					
T16A Counter	0x5462	D15–0	T16ATC	Counter data		0x0 to	0xffff		0x0	R	
Ch.3 Data	(16 bits)		[15:0]	T16ATC15 = MSB							
Register				T16ATC0 = LSB							
(T16A_TC3)											

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
T16A	0x5464	D15–14	CAPBTRG	Capture B trigger select	CA	PBTRG[1:0]	Т	rigger edge	0x0	R/W	
Comparator/	(16 bits)		[1:0]			0x3		1 and ↓			
Capture Ch.3	. ,					0x2		\downarrow			
Control Register						0x1		↑			
(T16A_CCCTL3)						0x0		None			
		D13–12	TOUTBMD	TOUT B mode select	TO	UTBMD[1:0]		Mode	0x0	R/W	
			[1:0]			0x3	cm	np B: ↑ or ↓			
						0x2	cm	np A: ↑ or ↓			
						0x1	cm	np A: ↑, B:↓			
						0x0		Off			
		D11-10		reserved			-		-	-	0 when being read.
		D9	TOUTBINV	TOUT B invert		Invert		Normal	0	R/W	
		D8	CCBMD	T16A_CCB register mode select		Capture		Comparator	0	R/W	
		D7–6	CAPATRG	Capture A trigger select	CA	APATRG[1:0]	Т	rigger edge	0x0	R/W	
			[1:0]			0x3		1 and ↓			
						0x2		Ļ			
						0x1		. ↑			
					-	0x0	<u> </u>	None			
		D5–4	TOUTAMD	TOUT A mode select	10	UTAMD[1:0]	_	Mode	0x0	R/W	
			[1:0]			0x3		np B: ↑ or ↓			
						0x2		np A: ↑ or ↓			
						0x1	lcm	np A: ↑, B:↓			
		D3-2		reserved	-	0x0		Off	_	_	0 when being read.
		D0 2	TOUTAINV	TOUT A invert	1	Invert	0	Normal	0	R/W	o when being read.
		D0	CCAMD	T16A_CCA register mode select		Capture	0	Comparator	0	R/W	
T16A	0x5466	D15–0	CCA[15:0]	Compare/capture A data		0x0 to	0	dfff	0x0	R/W	
Comparator/	(16 bits)			CCA15 = MSB							
Capture Ch.3 A				CCA0 = LSB							
Data Register											
(T16A_CCA3)											
T16A	0x5468	D15-0	CCB[15:0]	Compare/capture B data		0x0 to	o 0>	dfff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB							
Capture Ch.3 B				CCB0 = LSB							
Data Register											
(T16A_CCB3)											
T16A	0x546a	D15–6	-	reserved					-	-	0 when being read.
Comparator/	(16 bits)	D5		Capture B overwrite interrupt enable		Enable		Disable	0	R/W	
Capture Ch.3		D4	CAPAOWIE			Enable	0		0	R/W	
Interrupt Enable		D3	CAPBIE	Capture B interrupt enable	_	Enable	0	Disable	0	R/W	
Register		D2	CAPAIE	Capture A interrupt enable		Enable	-	Disable	0	R/W	
(T16A_IEN3)		D1	CBIE	Compare B interrupt enable		Enable		Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A	0x546c	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	CAPBOWIF	Capture B overwrite interrupt flag		Cause of	0		0	R/W	Reset by writing 1.
Capture Ch.3		D4	CAPAOWIF			interrupt		interrupt not	-	R/W	
Interrupt Flag		D3	CAPBIF	Capture B interrupt flag		occurred		occurred	0	R/W	
Register		D2	CAPAIF	Capture A interrupt flag					0	R/W	
(T16A_IFLG3)		D1	CBIF	Compare B interrupt flag					0	R/W	
(TIDA_IFLOS)		D0	CAIF	Compare A interrupt flag	1 1				0	R/W	

0xffff84–0xffffd0

S1C17 Core I/O

Register name	A dalwa a a	Bit	Name	Function	<u> </u>	Cat			Init.	R/W	Remarks
Register name	Address	DIL	Name	Function		Set	un	9	init.	R/W	Remarks
Processor ID	0xffff84	D7–0	IDIR[7:0]	Processor ID		0x	10		0x10	R	
Register	(8 bits)			0x10: S1C17 Core							
(IDIR)											
Debug RAM	0xffff90	D31-24	-	Unused (fixed at 0)	0x0				0x0	R	
Base Register	(32 bits)	D23–0	DBRAM[23:0]	Debug RAM base address		0x	fc0		0x	R	
(DBRAM)				-	0,100				fc0		
Debug Control	0xffffa0	D7	IBE4	Instruction break #4 enable	1	Enable	0	Disable	0	R/W	
Register	(8 bits)	D6	IBE3	Instruction break #3 enable	1	Enable	0	Disable	0	R/W	
(DCR)		D5	IBE2	Instruction break #2 enable	1	Enable	0	Disable	0	R/W	
		D4	DR	Debug request flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
		D3	IBE1	Instruction break #1 enable	1	Enable	0	Disable	0	R/W	
		D2	IBE0	Instruction break #0 enable	1	Enable	0	Disable	0	R/W	
		D1	SE	Single step enable	1	Enable	0	Disable	0	R/W	
		D0	DM	Debug mode	1	Debug mode	0	User mode	0	R	
Instruction	0xffffb4	D31–24	-	reserved		-	-		-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR1[23:0]	Instruction break address #1		0x0 to	0x	fffff	0x0	R/W	
Register 1				IBAR123 = MSB							
(IBAR1)				IBAR10 = LSB							
Instruction	0xffffb8	D31–24	-	reserved	_		-	-	0 when being read.		
Break Address	(32 bits)	D23–0	IBAR2[23:0]	Instruction break address #2	0x0 to 0xffffff			0x0	R/W		
Register 2				IBAR223 = MSB							
(IBAR2)				IBAR20 = LSB							

S1C17711 TECHNICAL MANUAL
APPENDIX A LIST OF I/O REGISTERS

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Instruction	0xffffbc	D31–24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR3[23:0]	Instruction break address #3	0x0 to 0xffffff	0x0	R/W	
Register 3				IBAR323 = MSB				
(IBAR3)				IBAR30 = LSB				
Instruction	0xffffd0	D31–24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR4[23:0]	Instruction break address #4	0x0 to 0xffffff	0x0	R/W	
Register 4				IBAR423 = MSB				
(IBAR4)				IBAR40 = LSB				

Appendix B Power Saving

Current consumption will vary dramatically, depending on CPU operating mode, operation clock frequency, and the peripheral circuits being operated. Listed below are the control methods for saving power.

B.1 Clock Control Power Saving



Figure B.1.1 illustrates the S1C17711 clock system.

Figure B.1.1 Clock System

This section describes clock systems that can be controlled via software and power-saving control details. For more information on control registers and control methods, refer to the respective module sections.

System SLEEP (All clocks stopped)

• Execute the slp instruction

Execute the slp instruction when the entire system can be stopped. The CPU enters SLEEP mode and the system clocks stop. This also stops all peripheral circuits using clocks ^(*). Starting up the CPU from SLEEP mode is therefore limited to startup using a port (described later).

* When the external input clock (EXOSC3) is enabled, the clock supply to the LCD, SVD, RFC, T16A, and UART modules from the OSC3 divider does not stops even if the chip enters SLEEP mode. The external clock should be stopped in SLEEP mode.

System clocks

- Select a low-speed clock source (CLG module)
 Select a low-speed oscillator for the system clock source. You can reduce current consumption by selecting the OSC1 clock when low-speed processing is possible.
- Disable unnecessary oscillator circuits (CLG module) Operate the oscillator comprising the system clock source. Where possible, stop the other oscillators. You can reduce current consumption by using OSC1 as the system clock and disable the IOSC and OSC3 oscillators.

CPU clock (CCLK)

• Execute the halt instruction

Execute the halt instruction when program execution by the CPU is not required—for example, when only the display is required or for interrupt standby. The CPU enters HALT mode and suspends operations, but the peripheral circuits maintain the status in place at the time of the halt instruction, enabling use of peripheral circuits for timers and interrupts. You can reduce power consumption even further by suspending unnecessary oscillator and peripheral circuits before executing the halt instruction. The CPU is started from HALT mode by an interrupt from a port or the peripheral circuit operating in HALT mode.

• Select a low-speed clock gear (CLG module) The CLG module can reduce CPU clock speeds to between 1/1 and 1/8 of the system clock via the clock gear settings. You can reduce current consumption by operating the CPU at the minimum speed required for the application.

Peripheral clock (PCLK)

• Stop PCLK (CLG module)

Stop the PCLK clock supplied from the CLG to peripheral circuits if none of the following peripheral circuits is required.

Peripheral circuits that use PCLK

- UART Ch.0
- 16-bit timer Ch.0 to Ch.3
- SPI Ch.0
- I²C master
- I²C slave
- Power generator
- P ports and port MUX (control registers, chattering filters)
- MISC registers
- IR remote controller
- A/D converter

PCLK is not required for the peripheral modules/functions shown below.

Peripheral circuits/functions that do not use PCLK

- Clock timer
- Stopwatch timer
- Watchdog timer
- LCD driver
- SVD circuit
- R/F converter
- 16-bit PWM timer Ch.0 to Ch.3
- FOUTA/FOUTB outputs

Table B.1.1 shows a list of methods for clock control and starting/stopping the CPU.

Current consumption	OSC1	IOSC/OSC3	CPU (CCLK)	PCLK peripheral	OSC1 peripheral	CPU stop method	CPU startup method
↑ Low	Stop	Stop	Stop	Stop	Stop	Execute slp instruction	1
	Oscillation (system CLK)	Stop	Stop	Stop	Run	Execute halt instruction	1, 2
	Oscillation (system CLK)	Stop	Stop	Run	Run	Execute halt instruction	1, 2, 3
	Oscillation (system CLK)	Stop	Run (1/1)	Run	Run		
	Oscillation	Oscillation (system CLK)	Stop	Run	Run	Execute halt instruction	1, 2, 3
	Oscillation	Oscillation (system CLK)	Run (low gear)	Run	Run		
High ↓	Oscillation	Oscillation (system CLK)	Run (1/1)	Run	Run		

Table B.1.1 Clock Control List

HALT and SLEEP mode cancelation methods (CPU startup method)

- 1. Startup by port
 - Started up by an I/O port interrupt or a debug interrupt (ICD forced break).
- 2. Startup by OSC1 peripheral circuit

Started up by a clock timer, stopwatch timer, or watchdog timer interrupt.

3. Startup by PCLK peripheral circuit

Started up by a PCLK peripheral circuit interrupt.

B.2 Reducing Power Consumption via Power Supply Control

The available power supply controls are listed below.

Internal voltage regulator

- Setting the internal operating voltage VD1 to 2.5 V increases current consumption. For normal operations, set VD1 to 1.8 V, and switch to 2.5 V only for Flash memory programming.
- Note that turning on internal voltage regulator heavy load protection will increase current consumption. Turn off heavy load protection for normal operations. Turn on only if operations are unstable.

LCD voltage regulator

- Setting VCSEL to 0 (VC1 reference voltage) will increase current consumption. Set VCSEL to 1 (VC2 reference voltage) if the power supply voltage VDD is higher than 2.9 V.
- Turning on the LCD voltage regulator heavy load protection will increase current consumption. Turn off heavy load protection for normal operations. Turn on only if the display is unstable.
- If no LCD display is being used, turn off the LCD driver.

Power supply voltage detection (SVD) circuit

• Operating the SVD circuit will increase current consumption. Turn off power supply voltage detection unless it is required.

Appendix C Mounting Precautions

This section describes various precautions for circuit board design and IC mounting.

Oscillator circuit

- Oscillation characteristics depend on factors such as components used (resonator, Rf, CG, CD) and circuit board patterns. In particular, with ceramic or crystal resonators, select the appropriate external resistor (Rf) and capacitors (CG, CD) only after fully evaluating components actually mounted on the circuit board.
- Oscillator clock disturbances caused by noise may cause malfunctions. To prevent such disturbances, consider the following points. The latest devices, in particular, are manufactured by microscopic processes, making them especially susceptible to noise.

Areas in which noise countermeasures are especially important include the OSC2 pin and related circuit components and wiring. OSC1 pin handling is equally important. The noise precautions required for the OSC1 and OSC2 pins are described below. We also recommend applying similar noise countermeasures to the high-speed oscillator circuit, such as the OSC3 and OSC4 pins and wiring.

- (1) Components such as a resonator, resistors, and capacitors connected to the OSC1 (OSC3) and OSC2 (OSC4) pins should have the shortest connections possible.
- (2) Wherever possible, avoid locating digital signal lines within 3 mm of the OSC1 (OSC3) and OSC2 (OSC4) pins or related circuit components and wiring. Rapidly-switching signals, in particular, should be kept at a distance from these components. Since the spacing between layers of multi-layer printed circuit boards is a mere 0.1 mm to 0.2 mm, the above precautions also apply when positioning digital signal lines on other layers.

Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or located on other layers. Avoid crossing wires.

(3) Use Vss to shield OSC1 (OSC3) and OSC2 (OSC4) pins and related wiring (including wiring for adjacent circuit board layers). Layers wired should be adequately shielded as shown to the right. Fully ground adjacent layers, where possible. At minimum, shield the area at least 5 mm around the above pins and wiring.

above pins and wiring. Even after implementing these precautions, avoid configuring digital signal lines in parallel, as described in (2) above. Avoid crossing even on discrete layers, except for lines carrying signals with low switching frequencies.



(4) After implementing these precautions, check the output clock waveform by running the actual application program within the product. Use an oscilloscope to check the FOUTA or FOUTB pin output.

You can check the quality of the OSC3 output waveform via the FOUTA/B output. Confirm that the frequency is as designed, is free of noise, and has minimal jitter.

You can check the quality of the OSC1 waveform via the FOUTA/B output. In particular, enlarge the areas before and after the clock rising and falling edges and take special care to confirm that the regions approximately 100 ns to either side are free of clock or spiking noise.

Failure to observe precautions (1) to (3) adequately may lead to jitter in the OSC3 output and noise in the OSC1 output. Jitter in the OSC3 output will reduce operating frequencies, while noise in the OSC1 output will destabilize timers operated by the OSC1 clock as well as CPU Core operations when the system clock switches to OSC1.

Reset circuit

- The reset signal input to the #RESET pin when power is turned on will vary, depending on various factors, such as power supply start-up time, components used, and circuit board patterns. Constants such as capacitance and resistance should be determined through testing with real-world products.
- Components such as capacitors and resistors connected to the #RESET pin should have the shortest connections possible to prevent noise-induced resets.

Power supply circuit

Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues.

- (1) Connections from the power supply to the VDD and Vss pins should be implemented via the shortest, thickest patterns possible.
- (2) If a bypass capacitor is connected between VDD and Vss, connections between the VDD and Vss pins should be as short as possible.



Signal line location

- To prevent electromagnetically-induced noise arising from mutual induction, large-current signal lines should not be positioned close to circuits susceptible to noise, such as oscillators.
- Locating signal lines in parallel over significant distances or crossing signal lines operating at high speed will cause malfunctions due to noise generated by mutual interference. Specifically, avoid positioning crossing signal lines operating at high speed close to circuits susceptible to noise, such as oscillators.



Noise-induced malfunctions

Check the following three points if you suspect the presence of noise-induced IC malfunctions.

(1) DSIO pin

Low-level noise to this pin will cause a switch to debug mode. The switch to debug mode can be confirmed by the clock output from DCLK and a High signal from the DST2 pin.

For the product version, we recommend connecting the DSIO pin directly to VDD or pulling up the DISO pin using a resistor not exceeding 10 k Ω . The IC includes an internal pull-up resistor. The resistor has a relatively high impedance of 100 k Ω to 500 k Ω and is not noise-resistant.

(2) #RESET pin

Low-level noise to this pin will reset the IC. Depending on the input waveform, the reset may not proceed correctly. This is more likely to occur if, due to circuit design choices, the impedance is high when the reset input is High.

(3) VDD and Vss power supply

The IC will malfunction at the instant when noise falling below the rated voltage is input. Incorporate countermeasures on the circuit board, including close patterns for circuit board power supply circuits, noise-filtering decoupling capacitors, and surge/noise prevention components on the power supply line.

Perform the inspections described above using an oscilloscope capable of observing waveforms of at least 200 MHz. It may not be possible to observe high-speed noise events with a low-speed oscilloscope.

If you detect potential noise-induced malfunctions while observing the waveform with an oscilloscope, recheck with a low-impedance (less than 1 k Ω) resistor connecting the relevant pin to GND or to the power supply. Malfunctions at that pin are likely if changes are visible, such as the malfunction disappearing, becoming less frequent, or the phenomena changing.

The DSIO and #RESET input circuits described above detect input signal edges and are susceptible to malfunctions induced by spike noise. This makes these digital signal pins the most susceptible to noise. To reduce potential noise, keep the following two points in mind when designing circuit boards:

- (A) It is important to lower the signal-driving impedance, as described above. Connect pins to the power supply or GND, with impedance of 1 k Ω or less, preferably 0 Ω . The signal lines connected should be no longer than approximately 5 mm.
- (B) Parallel routing of signal lines with other digital lines on the board is undesirable, since the noise generated when the signal changes from High to Low or vice versa may adversely affect the digital lines. The signal may be subject to the most noise when signal lines are laid between multiple signal lines whose states change simultaneously. Take corrective measures by shortening the parallel distance (to several cm) or separating signal lines (2 mm or more).

Handling of light (for bare chip mounting)

The characteristics of semiconductor components can vary when exposed to light. ICs may malfunction or nonvolatile memory data may be corrupted if ICs are exposed to light.

Consider the following precautions for circuit boards and products in which this IC is mounted to prevent IC malfunctions attributable to light exposure.

- (1) Design and mount the product so that the IC is shielded from light during use.
- (2) Shield the IC from light during inspection processes.
- (3) Shield the IC on the upper, underside, and side faces of the IC chip.
- (4) Mount the IC chip within one week of opening the package. If the IC chip must be stored before mounting, take measures to ensure light shielding.
- (5) Adequate evaluations are required to assess nonvolatile memory data retention characteristics before product delivery if the product is subjected to heat stress exceeding regular reflow conditions during mounting processes.

Unused pins

(1) I/O port (P) pins

Unused pins should be left open. The control registers should be fixed at the initial status (input with pullup enabled).

(2) OSC1, OSC2, OSC3, and OSC4 pins

If the OSC1 oscillator circuit is not used, the OSC1 and OSC2 pins should be left open. If the OSC3 oscillator circuit is not used, the OSC3 and OSC4 pins must be configured as I/O port pins. The control registers should be fixed at the initial status (oscillation disabled).

(3) VC1-4, CA-CE, SEGx, and COMx pins

If the LCD driver is not used, these pins should be left open. The control registers should be fixed at the initial status (display off). The unused SEG*x* and COM*x* pins that are not required to connect should be left open even if the LCD driver is used.

Miscellaneous

This product series is manufactured using microscopic processes.

Although it is designed to ensure basic IC reliability meeting EIAJ and MIL standards, minor variations over time may result in electrical damage arising from disturbances in the form of voltages exceeding the absolute maximum rating when mounting the product in addition to physical damage. The following factors can give rise to these variations:

- (1) Electromagnetically-induced noise from industrial power supplies used in mounting reflow, reworking after mounting, and individual characteristic evaluation (testing) processes
- (2) Electromagnetically-induced noise from a solder iron when soldering

In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same potential as the IC GND.

Appendix D Initialization Routine

The following lists typical vector tables and initialization routines:

boot.s

```
.org
       0x8000
.section .rodata
                                                                     ...(1)
Vector table
:
: ______
                        ; interrupt vector interrupt
                        : number
                                    offset source
.long BOOT
                                    0 \times 00
                       ; 0x00
                                            reset
                                                                     ...(2)
                       ; 0x01
.long unalign_handler
                                    0 \times 04
                                            unalign
.long nmi_handler
                       ; 0x02
                                    0x08
                                            NMI
                       ; 0x03
.long int03_handler
                                    0x0c
.long p0_handler
                       ; 0x04
                                    0x10
                                            P0 port
                       ; 0x05
; 0x06
                                          P1 port
.long p1_handler
                                    0x14
.long swt_handler
                                   0x18 SWT
.long ct_handler
                       ; 0x07
                                   0x1c CT
.long t16a_2_handler ; 0x08
                                   0x20 T16A ch2
.long svd_handler
                                   0x24
                       ; 0x09
                                            SVD
.long t16a_0_handler ; 0x0b
.long t16a_0_handler ; 0x0b
.long t16_0_handler ; 0x0c
.long t16_1_handler ; 0x0d
.long t16_2_handler ; 0x0d
                                    0x28
                                            LCD
                                    0x2c
                                            T16A ch0
.long t16_0_handler ; 0x0c
.long t16_1_handler ; 0x0d
.long t16_2_handler ; 0x0e
                                   0x30
                                          T16 ch0
                                   0x34 T16 ch1
.tong tib_2_handler ; 0x0e 0x38 T16 ch2
.long t16_3_t16a_3_handler ; 0x0f 0x3c T16 ch3
.long uart_0_handler ; 0x10 0x40 UART ch0
.long int11_handler : 0v11 0.
                                           T16 ch3/T16A ch3
                                            UART ch0
                      ; 0x11
; 0x12
; 0x13
                                   0x48
                                   0x48 SPI ch0
0x4c I2C master
.long spi_0_handler
.long i2cm_handler
                       ; 0x14
                                   0x50 REMC
.long remc_handler
.long t16a_1_handler
                                   0x54 T16A ch1
                       ; 0x15
                       ; 0x16
.long adc10_handler
                                   0x58 ADC10
                                  0x5c RFC
0x60 P2 p
0x64 P3 p
0x68 12C
                       ; 0x17
.long rfc_handler
.long p2_handler
                       ; 0x18
                                            P2 port
                       ; 0x19
.long p3_handler
                                            P3 port
.long i2cs_handler
                     ; 0x1a
; 0x1b
; 0x1c
                                           I2C slave
.long int1b_handler
                                   0x6c
.long int1c_handler
                                    0x70
                                            _
.long int1d_handler
                       ; 0x1d
                                    0 \times 74
                                            _
                       ; 0x1e
.long int1e_handler
                                     0x78
                                            _
.long intlf handler
                        ; 0x1f
                                     0x7c
Program code
.text
                                                                     ...(3)
.align 1
BOOT·
       ; ----- Stack pointer -----
       Xld.a %sp, 0x0f00
                                                                     ...(4)
       ; ----- Memory controller ------
       Xld.a %r1, 0x5320 ; MISC register base address
       ; FLASHC
                          ; 1 cycle access
       Xld.a %r0, 0x04
                             ; [0x5320] <= 0x04
                                                                     ...(5)
       ld.b
              [%r1], %r0
       ; SRAMC
       Xld.a
              %r0, 0x00 ; 2 cycle access
              0 \times 01
       ext
              [%r1], %r0
                            ; [0x5321] <= 0x01
       ld.b
                                                                     ...(6)
```

- (1) A ".rodata" section is declared to locate the vector table in the ".vector" section.
- (2) Interrupt handler routine addresses are defined as vectors."intXX_handler" can be used for software interrupts.
- (3) The program code is written in the ".text" section.
- (4) Sets the stack pointer.
- (5) Sets the number of Flash controller access cycles. Can be set to 1-cycle access for S1C17711. (See the "Memory Map, Bus Control" chapter.)
- (6) Sets the SRAM controller access conditions.(See the "Memory Map, Bus Control" chapter.)

Appendix E Recommended Resonators

Optimum oscillator component values vary depending on operating conditions such as a printed circuit board and power voltage. Please ask the manufacturer to evaluate the resonator mounted on the circuit board.

(1) OSC1 crystal resonator

Oscillation frequency [kHz]	Manufacturer	Product number
32.768	Epson Toyocom Corporation	MC-146 (SMD)
32.768	Epson Toyocom Corporation	C-002RX (leaded)

(2) OSC3 crystal resonator

Oscillation frequency [MHz]	Manufacturer	Product number
4.0	Epson Toyocom Corporation	MA-406 (SMD)
8.0	Epson Toyocom Corporation	MA-406 (SMD)

(3) OSC3 ceramic resonators

Oscillation frequency [MHz]	Manufacturer	Product number
1.0	Murata Manufacturing Co., Ltd.	CSBLA1M00J58-B0 (leaded)
	Murata Manufacturing Co., Ltd.	CSBFB1M00J58-R1 (SMD)
2.0	Murata Manufacturing Co., Ltd.	CSTCC2M00G56-R0 (SMD)
4.0	Murata Manufacturing Co., Ltd.	CSTLS4M00G56-B0 (leaded)
	Murata Manufacturing Co., Ltd.	CSTCR4M00G55-R0 (SMD)
8.0	Murata Manufacturing Co., Ltd.	CSTLS8M00G56-B0 (leaded)
	Murata Manufacturing Co., Ltd.	CSTCE8M00G55-R0 (SMD)

Note: Please ask the manufacturer to evaluate the resonator mounted on the circuit board.

(4) CG3/CD3/RD3 recommended values

Name	Frequency [MHz]	Product number	CG3 [pF]	Соз [pF]	R D3 [Ω]
X'tal3	4.0	MA-406 (C∟: 16pF)	27	27	0
	8.0	MA-406 (CL: 12pF)	18	18	0
Ceramic3	1.0	CSBFB1M00J58-R1	100	100	6.8k
		CSBLA1M00J58-B0	100	100	6.8k
	2.0	CSTCC2M00G56-R0	(47)*	(47)*	0
	4.0	CSTCR4M00G55-R0	(39)*	(39)*	0
		CSTLS4M00G56-B0	(47)*	(47)*	0
	8.0	CSTCE8M00G55-R0	(33)*	(33)*	0
		CSTLS8M00G56-B0	(47)*	(47)*	0

* The values enclosed with () are the built-in capacitances of the resonator.

Revision History

Code No.	Page	Contents
411905600	All	New establishment
411905601	7-9	CLG: FOUTA/FOUTB output Modified Figure 7.7.2
	8-4, 8-10	P: I/O port chattering filter function
		(Old) No description
		(New) Notes: • An unexpected interrupt may occur disabled before placing the CPU into SLEEP status.
	10-5	T16A: Compare buffers
		(Old) Although the T16A_CCAx and T16A_CCBx registers compare buffers will be accessed.
		(New) Although the T16A_CCAx regardless of the CBUFEN setting, compare registers will be accessed.
	14-6	UART: Data reception control (Old) (2) RDRY = 1, RD2B = 0
		This clears the data inside the buffer and resets the RDRY flag
		(3) RDRY = 1, RD2B = 1
		The receive data buffer and resetting the RD2B flag
		Even when the receive data buffer is full, and the new data will overwrite the shift register data. (New) (2) RDRY = 1, RD2B = 0
		This resets the RDRY flag
		(3) RDRY = 1, RD2B = 1
		The receive data buffer outputs the oldest data first. This resets the RD2B flag
		Even when the receive data buffer is full, In this case, the last received data cannot be read.
	15-2	SPI: SPI clock
		(Old) In slave mode, the SPI clock is input differentiated and used to sync with the PCLK clock.
		(New) In slave mode, the SPI clock is input via the SPICLKx pin.
	15-3, 15-4	SPI: Data transmission control
		(Old) No description (New) Note: When the SPI module is used in master mode with CPHA set to 0, (Added Figure 15.5.1)
		transmit data bits and the second and following bytes during continuous transfer.
	15-4	SPI: Data transmission timing chart
		Deleted Figure 15.5.1
		SPI: Data transmission/receiving timing chart
		Modified Figure 15.5.2
		SPI: Disabling data transfers (Old) After a data transfer is completed the SPRBF flag is 0 before disabling data transfer.
		Setting SPEN to 0 empties if SPEN is set to 0 while data is being sent or received.
		(New) After a data transfer is completed the SPBSY flag is 0 before disabling data transfer.
		The data being transferred cannot be if SPEN is set to 0 while data is being sent or received.
	15-6	SPI: SPI Ch.x Transmit Data Register (SPI_TXDx)
		(Old) No description
		(New) Note: Make sure that SPEN is set to 1 before writing data to start data transmission/reception.
	16-2	I2CM: I ² C connection example
		Added Figure 16.2.1
		I2CM: Synchronization clock (upper limit of transfer rate) (Old) No description
		(New) When the I2CM module is used to 50 kbps in standard mode or 200 kbps in fast mode.
	16-3	I2CM: Slave address transmission
	-	(Old) In 10-bit mode, data is sent twice under software control
		(New) In 10-bit mode, data is sent twice or three times under software control
		I2CM: Transmit data specifying slave address and transfer direction
		Modified Figure 16.5.2
	16-4	I2CM: Data reception control
		(Old) The data is loaded to the shift register in sequence at the clock rising edge, with the MSB leading.
		RXE is reset to 0 when D6 is loaded. (New) The data is shifted into the shift register from the MSB first in sync with the clock.
		RXE is reset to 0 when D7 is loaded.
	16-5	I2CM: End of data transfers (Generating stop condition)
		(Old) When STP is set to 1, at High to generates a stop condition
		Stop condition generation can be reserved. To reserve the stop condition, check that I2CM is
		The stop condition is generated as soon as data transfer (including ACK transfer) ends.
		(New) When STP is set to 1, at High to generate a stop condition
		Before STP can be set to 1, confirm that TBUSY or RBUSY is reset to 0 from 1 (this indicates that
		has finished and the time for the slave device to finish clock stretching has elapsed.
		I2CM: Disabling data transfer (Old) After data transfer has completed if I2CMEN is set to 0 during the transfer.
		(New) After the stop condition has been generated, transfer data at that point cannot be guaranteed.
	16-5, 16-6	I2CM: Timing chart
		Modified Figures 16.5.6 to 16.5.9
	1	

Code No.	Page	Contents
411905601	16-8	I2CM: I2C Master Control Register (I2CM_CTL) - (D1) STP: Stop Control Bit
		(Old) STP is disabled if any of TXE, RXE, or STRT is 1.
		(New) Deleted
	16-9	I2CM: I2C Master Data Register (I2CM_DAT) - (D10) RXE: Receive Execution Bit
		(Old) RXE is reset to 0 as soon as D6 is loaded to the shift register.
		(New) RXE is reset to 0 as soon as D7 is loaded to the shift register.
	17-1	I2CS: I2CS Module overview
		Modified Figure 17.1.1
		I2CS: List of I2CS Pins - SCL1
		Modified Table 17.2.1
	17-2	I2CS: I ² C connection example
		Added Figure 17.2.1
		I2CS: Bus free request with an input from the #BFR pin
		(Old) When this function is enabled, a Low pulse (five peripheral module clock (PCLK) cycles or more
		pulse width is required) input to the #BFR pin sets BFREQ/I2CS_STAT register to 1.
		(New) When this function is enabled, a low pulse (One peripheral module clock (PCLK) cycle or more pulse
		width is required. Two PCLK clock cycles or more pulse width is recommended.) input to the #BFR
		pin sets BFREQ/I2CS_STAT register to 1.
	17-3	I2CS: Clock stretch function
		(Old) No description
		(New) Note that the data setup time depending on the I2CS module operating clock (PCLK) frequency.
	17-4	I2CS: Starting data transfer
		(Old) Both BUSY and SELECTED are maintained at 1 until a stop condition is detected.
		(New) BUSY is maintained at 1 until a stop condition is detected. SELECTED is maintained at 1 until a
		stop condition or repeated start condition is detected.
	17-4, 17-5,	I2CS: Data transmission
	17-10	(Old) No description
		(New) When the asynchronous address detection function is used, after TXEMP has been set to 1.
	17-6, 17-13	
		(Old) Note: If the I2CS module has sent back a NAK as the response to the address sent by the master
		1. More than one slave device is connected to the I ² C bus
		4. The I2CS module is placed into transfer standby state used as the operating clock (PCLK).
		(New) Note: If the I2CS module has sent back a NAK as the response to the address sent by the master
		 The transfer rate is set to 320 kbps or higher The I2CS module is placed into transfer standby state used as the operating clock (PCLK).
	17-7, 17-8	I2CS: Timing charts
	17-7, 17-0	Modified Figures 17.5.5 to 17.5.8
	17-9	I2CS: Bus status interrupt
	17-5	(Old) 7. DA_STOP/I2CS_STAT if a stop condition is detected as the slave device.
		(New) 7. DA_STOP/I2CS_STAT register: This bit is set to 1 if a stop condition or a repeated start condition
		is detected while this module is selected as the slave device.
	17-15	I2CS: I ² C Slave Status Register (I2CS_STAT) - (D0) DA_STOP: Stop Condition Detect Bit
		(Old) Indicates that a stop condition is detected.
		I ² C communication process to enter standby state that is ready to detect the next start condition.
		(New) Indicates that a stop condition or a repeated start condition is detected.
		I2CS module sets DA_STOP to 1. At the same time, it initializes the I ² C communication process.
	17-16	I2CS: I2C Slave Access Status Register (I2CS_ASTAT) - (D1) SELECTED: I2C Slave Select Status Bit
		(Old) After SELECTED is set to 1, it is reset to 0 when a stop condition is detected.
		(New) After SELECTED is set to 1, it is reset to 0 or a repeated start condition is detected.
	20-1	ADC: ADC10 module overview
		(Old) Sampling rate: Max. 100 ksps
		(New) Sampling rate: faDcLk/13 to faDcLk/20 [sps] (faDcLk: A/D conversion clock frequency)
	20-5	ADC: Expression for calculating sampling rate
		(Old) No description
		(New) The following shows the relation between sampling time and sampling rate.
		Sampling rate [sps] =
	20-12	ADC: A/D Control/Status Register (ADC10_CTL) - (D1) ADCTL: A/D Conversion Control Bit
		(Old) When ADEN is 0 (A/D conversion disabled), ADCTL is fixed to 0, with no trigger accepted.
		(New) When ADEN is 0, no trigger will be accepted.
	25-4	Electrical characteristics: IOSC oscillation frequency-temperature characteristic
		Modified the graph
		Electrical characteristics: External clock input characteristics (EXCLx input High/Low pulse width)
		(Old) 2/fsys [s]
, · · · ·		(New) 60 [ns]
	26-1	Basic external connection diagram: Buzzer circuit

EPSON

International Sales Operations

AMERICA

EPSON ELECTRONICS AMERICA, INC.

2580 Orchard Parkway, San Jose, CA 95131, USA Phone: +1-800-228-3964

Fax: +1-408-922-0238

EUROPE

EPSON EUROPE ELECTRONICS GmbH

Riesstrasse 15, 80992 Munich, GERMANY

Phone: +49-89-14005-0

Fax: +49-89-14005-110

ASIA

EPSON (CHINA) CO., LTD.

7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 Fa

Fax: +86-10-8522-1125

SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900 Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 Fax: +86-21-5423-4677

SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 Fax: +86-755-2699-3838

EPSON HONG KONG LTD.

20/F, Harbour Centre, 25 Harbour Road, Wanchai, Hong Kong Phone: +852-2585-4600 Fax: +852-2827-4346 Telex: 65542 EPSCO HX

EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 Fax: +886-2-8786-6660

EPSON SINGAPORE PTE., LTD.

 1 HarbourFront Place,

 #03-02 HarbourFront Tower One, Singapore 098633

 Phone: +65-6586-5500
 Fax: +65-6271-3182

SEIKO EPSON CORP. KOREA OFFICE

5F, KLI 63 Bldg., 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, KOREA Phone: +82-2-784-6027 Fax: +82-2-767-3677

SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

Device Sales & Marketing Dept.

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 Fax: +81-42-587-5117

> Document Code: 411905602 First Issue March 2010 Revised March 2011 in JAPAN D