

# S1V3034x series Hardware Specification

NOTICE
No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.
All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

# **Table of Contents**

1. Ou	tline		1
2. Fea	atures		2
3. Pro	duct (	Configuration	3
4. Pin	out Di	agram	4
4.1	QFP	13-52	4
4.2	QFP	12-48	5
5. Pin	Desc	ription	6
6. Fur	nction	Description	9
6.1	Stan	dard Application System	9
6.2	Syst	em Clock	10
6.3	Seria	al Interface	11
7. Ele	ctrical	Characteristics	13
7.1	Abso	olute Maximum Rating	13
7.2	Reco	ommended Operating Conditions	13
7.3	DC (	Characteristics	14
7.	3.1	DC Characteristics for 5.0 V ±0.5 V Supply Voltage	14
7.	3.2	DC Characteristics for 3.3 V ±0.3 V Supply Voltage	16
7.	3.3	DC Characteristics for 2.4 V ±0.2 V Supply Voltage	18
7.4	AC (	Characteristics	20
7.	4.1	System Clock Timing (32.768 kHz)	20
7.	4.2	System Clock Timing (12.288 MHz)	21
7.	4.3	Power-on / Reset Timing	22
7.	4.4	Command Receipt Timing	23
7.	4.5	Serial Interface (Clock Synchronous)	24
7.	4.6	Serial Interface (I2C)	25
8. Ext	ernal	Connection Examples	26
8.1	Syst	em Clock	26
8.	1.1	Direct Input	26
8.	1.2	Oscillator (32.768 kHz)	27
8.	1.3	Oscillator (12.288 MHz)	28
8.2	Seria	al Interface	30

	8.2	.1	Clock Synchronous	. 30
	8.2	.2	Asynchronous (UART)	. 31
	8.2	.3	I2C	. 32
9.	Pacl	kage	Dimensions	. 33
,	9.1	QFP	13-52	. 33
,	9.2	QFP	12-48	. 34
10	). Ref	feren	ce Material	. 35
	10.1	Circu	ıit Application Example	. 35
	10.2	Circu	ıit Application Example (Audio Output Unit)	. 36
	10.3	Mute	Start/Release Timing	. 37
	10.	3.1	System Reset Active ⇒ Release	. 37
	10.	3.2	Standby Mode	. 37
	10.4	Powe	er Supply Precautions	. 38
	10.5	Cloc	k Direct Input Precautions	. 39
	10.6	Prec	autions on Mounting	. 40
	10.	6.1	Oscillation Circuit	. 40
	10.	6.2	Reset Circuit	. 41
	10.	6.3	Power Supply Circuit	. 41
	10.	6.4	Arrangement of Signal Lines	. 41
	10.	6.5	Noise-Induced Erratic Operations	. 42
	10.	6.6	Others	. 42
	10.7	Prod	uct Code Numbering	. 43
ь,	wiei	on Ui	story	4.4

# 1. Outline

The S1V3034x is an LSI best suited to voice guidance products integrating the High quality decoding functions, a ROM for voice data and a DA converter. Use of a Speech data creation tool dedicated to the S1V3034x enables the generation of high quality audio data from texts with ease without the bother of studio recording. The ROM size for voice data can be chosen from four kinds of lineup. When an additional sound is required, it can respond by transmitting voice data from a host. All the functions are controlled by commands over a serial interface and thus easily added onto any existing systems with a host processor.

The S1V3034x enables faster Time-to-Market for products with voice guidance functions.

# 2. Features

- Audio reproduction
  - High quality decoding (In EPSON's original format)
  - Bit rate: 40 kbps, 32 kbps, 24 kbps, 16 kbps
  - Sampling rate: 16 kHz
- Sequencer Messages
  - A sequence with up to 64 phrases can be set (no restriction on phrase combination)
  - Programmable delay time between phrases: 0 ms or 20 to 2047 ms (in 1-ms steps)
- ROM for voice data
  - ROMs with the following capacities are incorporated as voice data storage areas.
    - S1V30345 : 640 K Bytes (Approx. 5 minutes/16 kbps)
    - S1V30343 : 384 K Bytes (Approx. 3 minutes/16 kbps)
    - S1V30341 : 128 K Bytes (Approx. 1 minute/16 kbps)
    - S1V30340 : ROM for voice data is not supported. (For streamed playback only)
- Host Interface
  - Synchronous Serial Interface
  - Asynchronous serial interface (UART)
     (Supported only when system clock is 32.768 kHz.)
  - I2C interface
  - Command Control
- 16-bit DA converter
  - Sampling rate( $f_s$ ): 16 kHz
  - Input bit: 16 bits
- System clock
  - Frequency (direct input): 32.768 kHz or 12.288 MHz
  - Frequency (oscillator): 32.768 kHz or 12.288 MHz
- Package
  - 52-pin QFP (10 mm x 10 mm) with 0.65 mm pitch-pins
  - 48-pin QFP (7 mm x 7 mm) with 0.5 mm pitch-pins
- Supply voltage
  - 2.2 to 5.5 V (I/O and Core Power Supply)

# 3. Product Configuration

Table 3.1 gives configurations for S1V3034x series products.

Products vary with respect to internal audio ROM capacity, supported oscillator frequencies, and package type.

Table 3.1 S1V3034x series product configuration

Product code	Internal audio ROM capacity	Oscillator frequency (OSCI/OSCO)	Package
S1V30345F00		32.768 kHz	QFP13-52
S1V30345F01	Approx. 5 mins / 16 kbps	32.700 KHZ	QFP12-48
S1V30345F05	(640 KByte)	12.288 MHz	QFP13-52
S1V30345F06		12.200 1011 12	QFP12-48
S1V30343F00		32.768 kHz	QFP13-52
S1V30343F01	Approx. 3 mins / 16 kbps	32.700 KHZ	QFP12-48
S1V30343F05	(384 KByte)	12.288 MHz	QFP13-52
S1V30343F06		12.200 1/11 12	QFP12-48
S1V30341F00		32.768 kHz	QFP13-52
S1V30341F01	Approx. 1 min / 16 kbps	32.700 KHZ	QFP12-48
S1V30341F05	(128 KByte)	12.288 MHz	QFP13-52
S1V30341F06		12.200 1011 12	QFP12-48
S1V30340F00		32.768 kHz	QFP13-52
S1V30340F01	No internal ROM	32.700 KHZ	QFP12-48
S1V30340F05	(for streamed playback only)	12.288 MHz	QFP13-52
S1V30340F06		12.200 1011 12	QFP12-48

# 4. Pinout Diagram

# 4.1 QFP13-52




Figure 4.1 Pinout diagram (QFP13-52)

# 4.2 QFP12-48




Figure 4.2 Pinout diagram (QFP12-48)

# 5. Pin Description

# 5. Pin Description

• Symbols

I = Input pin

O = Output pin

= Bi-directional pin Ю

P = Power Pin

Z = High Impedance

# • I/O Cells

Symbol	Function
IC	LVCMOS Input
IH	LVCMOS Schmitt level Input
01	Output Buffer (2 mA / -2 mA output current when 5.0 V(typ.))
T1	3-state Output Buffer (2 mA / -2 mA output current when 5.0 V(typ.))
T2	3-state Output Buffer (4.0 mA / -4.0 mA output current when 5.0 V(typ.))
BC1	Bi-directional IO Buffer (2 mA / -2 mA output current when 5.0 V(typ.))
LLIN	Transparent Input (1.8 V)
LLOT	Transparent Output (1.8 V)
HLIN	Transparent Input (HVDD)
ITST1	Test input with pull-down resistor (120 kΩ when 1.8 V (typ))

Pin Name	Pin (52)	Pin (48)	I/O	I/O Cell Type	State at NRESET=L	I/O Power	Function
Serial Interface	-	-		<u>-</u>		<del>-</del>	
SIS/RXD/SDA	47	43	Ю	BC1	Z	HVDD	[Clock syncronous] Serial Data Input [Asynchronous] Serial Data Input [I2C] Data input/output
SCKS/SCL	48	44	1	IC	Z	HVDD	[Clock syncronous] Serial Clock Input [Asynchronous] H-level fixed [I2C] Serial Clock Input
SOS/TXD	45	42	0	T2	See section 6.3	HVDD	[Clock syncronous] Serial Data Output [Asynchronous] Serial Data Output [I2C] Open
NSCSS	49	45	ı	IC	Z	HVDD	[Clock syncronous] Slave Device Select Input (L active) [Asynchronous] L fixed [I2C] L fixed
MSGRDY	43	40	0	01	L	HVDD	Serial Output Data Ready (H active)
SHISEL0	39	36	I	IC	Z	HVDD	Serial interface selection SHISEL[1:0] = LL: Clock syncronous
SHISEL1	10	9	I	IC	Z	HVDD	SHISEL[1:0] = *H: Asynchronous SHISEL[1:0] = HL: I2C

Standby mode	control						
STBYEXIT	41	38	I	IC	Z	HVDD	STANDBY mode exit control Input (L: Exit STANDBY mode, H: Continue STANDBY mode)
Audio output							
HPOP	24	22	0	T2	Z	HVDD	Audio output
HPON	16	15	0	T2	Z	HVDD	Audio output (Can be set so that output stops when SNGLEND = H (L level).)
SPHMT	5	5	0	O1	See Function	HVDD	PWM output interval output (Active only while PWM waveform is output from output pin HPO. Inactive for NRESET = L. Active level polarity can be defined to suit input pin HMTPOL settings. L active for HMTPOL = L, H active for HMTPOL = H)
System clock							
CLKI	31	29	I	IC	Z	HVDD	Clock input (See section 6.2)
OSCI	36	33	I	LLIN	Z	-	Oscillator connector pin (See section 6.2)
OSCO	35	32	0	LLOT	-	-	Oscillator connector pin (See section 6.2)
CLKSEL	25	23	I	IC	Z	HVDD	System clock frequency selection (L: 32.768 kHz, H: 12.288 MHz) (See section 6.2)
OSCEN	27	25	I	IC	Z	HVDD	System clock source selection (L: CLKI input, H: oscillator (OSCI/OSCO)) (See section 6.2)
Hardware rese	t						
NRESET	8	7	I	IH	Z	HVDD	Hardware reset input (L active)
Mode setting							
SNGLEND	29	27	I	IC	Z	HVDD	Audio output mode selection (L: differential output, H: single end output)
HMTPOL	28	26	I	IC	Z	HVDD	SPHMT polarity selection (L active for L: SPHMT, H active for H: SPHMT)
Test input/outp	ut						
TESTEN	6	6	I	ITST1	Pull-down	-	Test pin (Connected to VSS during normal operations)
VCP	32	30	0	LLOT	-	-	Test pin (Open during normal operations)
TSTIN2	11	10	I	IC	Z	HVDD	Test pin (Connected to VSS during normal operations)
TSTIN0	9	8	I	IC	Z	HVDD	Test pin (Connected to VSS during normal operations)
FSOUT	15	14	0	T1	Z	HVDD	Test pin (Open during normal operations)
TSTOUT0	12	11	0	T1	Z	HVDD	Test pin (Open during normal operations)
Internal voltage	drop re	gulato	r		•		,
CE	51	47	I	HLIN	Z	HVDD	Test pin (Connected to HVDD during normal operations)
VOUT	4	4	0	-	-	-	Internal voltage drop regulator output pin (1.8 V) (Connect 1 µF capacitor between VOUT and RVSS.)

(Continues to the next page)

# 5. Pin Description

Pin name	Pin (52)	Pin (48)	I/O	Function
Power supply				
HVDD	1, 14, 30, 44	1, 13, 28, 41	Р	IO cell power supply
VSS	13, 26, 34, 40, 52	12, 24, 31, 37, 48	Р	Internal area and IO cell GND
RVDD	3	3	Р	Internal voltage drop regulator power supply
RVSS	2	2	Р	Internal voltage drop regulator GND
Unused pins				
NC	7, 17, 18, 19, 20, 21, 22, 23, 33, 37, 38, 42, 46, 50	16, 17, 18, 19, 20, 21, 34, 35, 39, 46	NC	Unused pins

# 6. Function Description

# 6.1 Standard Application System




Figure 6.1 Standard application system

Figure 6.1 shows a standard S1V3034x series application system. The host controls the S1V3034x series with commands (message protocol) issued via the serial interface. After Power On Reset, the S1V3034x series outputs audio from the internal DA converter while internally decode-processing the compressed audio data from the internal audio data ROM or issued from the host.

For more information on commands, see "S1V3034x Series Message Protocol Specification."

For more information on voice guidance creation tools, see "EPSON Speech IC Voice Guidance Creation Tool User Guide."

# 6.2 System Clock

The S1V3034x series system clock frequency can be set to either 32.768 kHz or 12.288 MHz. The clock source can be set to be either direct input (input from CLKI pin) or oscillator (connected to OSCI/OSCO pin). The frequency and clock source settings are defined by the input pin CLKSEL and OSCEN settings. Table 6.1 shows system clock mode settings.

Table 6.1 System clock mode settings

Mode setting		Clock	Clock pin settings			
CLKSEL	OSCEN	frequency	CLKI	OSCI	osco	
0	0	32.768 kHz	32.768 kHz input	L level input	Open	
0	1	32.768 kHz	L level input	Connect 32.768 kHz oscillator (Possible only with products supporting 32.768 kHz)		
1	0	12.288 MHz	12.288 MHz input	L level input	Open	
1	1	12.288 MHz	L level input	Connect 12.288 MHz oscillator (Possible only with products supporting 12.288 MHz)		

Note: The frequency supported by the oscillator varies with the product. See Table 3.1 for additional information.

### 6.3 Serial Interface

The S1V3034x serial interface can be set to clock synchronous, asynchronous (UART), or I2C.

• Clock synchronous

Supports slave mode.

Data length: 8-bit, fixed, MSB first

• Asynchronous (UART)

Data length: 8-bit, fixed, LSB first

Start bit: 1-bit, fixed

Stop bit: 1-bit or 2-bit, selectable (default: 1-bit)

Parity bit: Even, odd, or none, selectable (default: none)

Baud rate [bps]: 460 k, 230 k, 115 k, 57.6 k, 38.4 k, 19.2 k, 9.6 k (default: 9.6 kbps)

• I2C

Supports I2C slave mode.

Maximum transfer speed: 83.3 kHz (when I2C bus rising time is 480 ns or less)

Serial interface selection is defined by the input pin SHISEL[1:0] settings.

Table 6.2 lists serial interface mode settings.

Table 6.2 Serial interface mode settings

SHIS	SEL	Interface	Serial interface pin settings					
1	0	interrace	SCKS	SIS	sos	NSCSS		
0	0	Clock synchronous	Serial clock input	Data input	Data output	Slave selection input		
0	1	UART	H-level input	Data input	Data output	L-level input		
1	1	<b>67</b> (17)	Trieverinput	Data Input	Data output	L level illput		
1	0	I2C	Serial clock input	Data input/output	(Open)	L-level input		

Table 6.3 shows the pin states when hardware resetting is enabled (NRESET=L).

Table 6.3 States when hardware resetting is enabled (serial interface)

SHISEL		Interface	States for NRESET=L (L: L-level output, H: H-level output, Z; High-impedance)			
1	0		SCKS	SIS	sos	NSCSS
0	0	Clock synchronous	Z	Z	Dependent on NSCSS input level L (when NSCSS = L) Z (when NSCSS = H)	Z
0	1	UART	7	7	ы	7
1	1	OAKI				_
1	0	I2C	Z	Z	Z	Z

#### Note:

- The asynchronous serial interface (UART) is not available when the selected system clock frequency is 12.288 MHz.
- The maximum transfer speed of the I2C interface is 83.3 kHz. This maximum transfer speed is based on the I2C bus rising time of 480 ns or less. It should be noted that the maximum transfer speed will be lower if the I2C bus rising time exceeds 480 ns due to the load capacity and pull-up resistance.
- When using the I2C interface, it is recommended to use the sequence playback.

# 7. Electrical Characteristics

#### **Absolute Maximum Rating** 7.1

( VSS = 0V )

Parameter	Symbol	Rate Value	Unit
Supply Voltage	HVDD	VSS-0.3 to 7.0	V
Supply Voltage	RVDD	VSS-0.3 to 7.0	V
Input Voltage	HVI	VSS-0.3 to HVDD+0.5	V
Output Voltage	HVO	VSS-0.3 to HVDD+0.5	V
Output Current/Pin	IOUT	±10	mA
Storage Temperature	Tstg	-65 to +150	°C

#### **Recommended Operating Conditions** 7.2

( VSS = 0V )

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	HVDD	2.2	-	5.5	V
Supply voltage	RVDD	2.2	-	5.5	V
Input Voltage	HVI	VSS	-	HVDD	V
Output Voltage	HVO	VSS	-	HVDD	V
Ambient Temperature	Та	-40	25	85	°C

#### **DC Characteristics** 7.3

#### DC Characteristics for 5.0 V ±0.5 V Supply Voltage 7.3.1

( HVDD / RVDD =  $5.0 \pm 0.5$  V, VSS = 0 V, Ta = -40°C to 85°C )

	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Po	wer supply voltage			T		1	
	Supply current *1	IDDH	HVDD=5.5 V	-	0.5	-	mA
	(unloaded)	IDDR	RVDD=5.5 V	-	3.4	-	mA
Sta	atic current						
	Supply current *2	IDDSH	VIN = HVDD or VSS	-	0.7	-	μΑ
		IDDSR	HVDD=5.5 V RVDD=5.5 V	-	18.9	-	μΑ
Inp	out leakage current						
	Input leakage current		HVDD=5.5 V				
			RVDD=5.5 V	-5	-	5	μΑ
			VIH=HVDD				
			VIL=VSS				
	out Characteristics /CMOS)		IS, SCKS, NSCSS, SHISEL CEN, TSTIN2, TSTIN0	[1:0], STBYE	XIT, CLKI, C	CLKSEL, SNO	GLEND,
	H-level input voltage	VIH1	HVDD=5.5 V	3.5	-	-	V
	L-level input voltage	VIL1	HVDD=4.5 V	-	-	1.0	V
ch	hmitt input aracteristic /CMOS)	Pin names: N	RESET				
	H-level input voltage	VIH2	HVDD=5.5 V	2.0	-	4.0	V
	L-level input voltage	VIL2	HVDD=4.5 V	0.8	-	3.1	V
	Hysteresis voltage	ΔV	HVDD=4.5 V	0.3	-	-	V
Οι	itput characteristics	Pin names: S	IS, MSGRDY, SPHMT, FSC	UT, TSTOUT	0		
	H-level output voltage	VOH1	HVDD=4.5 V IOH=-2mA	HVDD-0.4	-	-	V
	L-level output voltage	VOL1	HVDD=4.5 V IOL=2mA	-	ı	VSS+0.4	V
Οι	utput characteristics	Pin names: S	OS, HPOP, HPON				
	H-level output voltage	VOH2	HVDD=4.5 V IOH=-4 mA	HVDD-0.4	-	-	V
	L-level output voltage	VOL2	HVDD=4.5 V IOL=4 mA	-	1	VSS+0.4	V
Οι	utput characteristics	Pin names: S	IS, SOS, HPOP, HPON, FS	OUT, TSTOU	T0		
	Off-state leakage current	IOZ	-	-5	-	5	μΑ
Pir	n capacitance	Pin names: Al	Il input pins				
	Input pin capacitance	CI	f=1 MHz HVDD=RVDD=0 V	-	-	8	pF

Pin capacitance	Pin names: All output pins					
Output pin capacitance	СО	f=1 MHz HVDD=RVDD=0V	-	-	8	pF
Pin capacitance	Pin names: Al	Il Bi-directional pins				
Bi-directional pin capacitance	CIO	f=1 MHz HVDD=RVDD=0 V	-	-	8	pF

<sup>\*1:</sup> Approximately current values during decoding under the recommended operating conditions (Ta=25°C). (With no load: Audio output pins HPOP and HPON are open.)

<sup>\*2:</sup> Static current under the recommended operating conditions (Ta=25°C).

#### DC Characteristics for 3.3 V ±0.3 V Supply Voltage 7.3.2

( HVDD / RVDD = 3.3  $\pm$ 0.3 V, VSS = 0 V, Ta = -40°C to 85°C )

			( 11400 / 12400 = 3	, , , , , , , , , , , , , , , , , , ,			,
	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Ро	wer supply voltage			1		T	
	Supply current *1	IDDH	HVDD=3.3 V	-	0.2	-	mA
	(unloaded)	IDDR	RVDD=3.3 V	-	3.4	-	mA
Sta	atic current						
	Supply current *2	IDDSH	VIN = HVDD or VSS	-	0.1	-	μA
		IDDSR	HVDD=3.3 V RVDD=3.3 V	-	16.8	-	μA
Inc	out leakage current		1(VDD-3.5 V				
	Input leakage current		HVDD=3.6 V				
			RVDD=3.6 V	-5	-	5	μA
			VIH=HVDD				
			VIL=VSS				
	out Characteristics /CMOS)		IS, SCKS, NSCSS, SHISEL CEN, TSTIN2, TSTIN0	_[1:0], STBYE	XIT, CLKI, C	L CLKSEL, SNO	GLEND,
•	H-level input voltage	VIH1	HVDD=3.6 V	2.2	-	-	V
	L-level input voltage	VIL1	HVDD=3.0 V	-	-	0.8	V
cha	hmitt input aracteristic /CMOS)	Pin names: N	RESET	l		l	
	H-level input voltage	VIH2	HVDD=3.6 V	1.2	-	2.52	V
	L-level input voltage	VIL2	HVDD=3.0 V	0.75	-	1.98	V
	Hysteresis voltage	ΔV	HVDD=3.0 V	0.3	-	-	V
Οu	tput characteristics	Pin names: S	IS, MSGRDY, SPHMT, FSC	UT, TSTOUT	0	•	
	H-level output voltage	VOH1	HVDD=3.0 V IOH=-1.4 mA	HVDD-0.4	-	-	V
	L-level output voltage	VOL1	HVDD=3.0 V IOL=1.4 mA	-	-	VSS+0.4	V
Οu	tput characteristics	Pin names: S	OS, HPOP, HPON	•		•	
	H-level output voltage	VOH2	HVDD=3.0 V IOH=-2.8 mA	HVDD-0.4	-	-	٧
	L-level output voltage	VOL2	HVDD=3.0 V IOL=2.8 mA	-	-	VSS+0.4	٧
Οu	tput characteristics	Pin names: S	IS, SOS, HPOP, HPON, FS	OUT, TSTOU	T0		
	Off-state leakage current	IOZ	-	-5	-	5	μΑ
Pir	n capacitance	Pin names: Al	l input pins				
	Input pin capacitance	CI	f=1 MHz HVDD=RVDD=0 V	-	-	8	pF
Pir	n capacitance	Pin names: Al	I output pins				
	Output pin capacitance	со	f=1 MHz HVDD=RVDD=0 V	-	-	8	pF

Pin ca	apacitance	Pin names: Al	l Bi-directional pins				
	-directional pin pacitance	CIO	f=1 MHz HVDD=RVDD=0 V	-	-	8	pF

<sup>\*1:</sup> Approximately current values during decoding under the recommended operating conditions (Ta=25°C). (With no load: Audio output pins HPOP and HPON are open.)

<sup>\*2:</sup> Static current under the recommended operating conditions (Ta=25°C).

#### DC Characteristics for 2.4 V ±0.2 V Supply Voltage 7.3.3

( HVDD / RVDD = 2.4  $\pm$ 0.2 V, VSS = 0 V, Ta = -40°C to 85°C )

			( HVDD / KVDD = 2	1	-		
	Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Ро	wer supply voltage						
	Supply current *1	IDDH	HVDD=2.2 V	-	0.1	-	mA
	(unloaded)	IDDR	RVDD=2.2 V	-	3.4	-	mA
Sta	atic current			•			
	Supply current *2	IDDSH	VIN = HVDD or VSS	-	0.1	-	μA
		IDDSR	HVDD=2.2 V RVDD=2.2 V	-	16.4	-	μA
Inr	l out leakage current		1(VDD-2.2 V				<u>'</u>
	Input leakage		111/DD 0.437				
	current		HVDD=2.4 V				
			RVDD=2.4 V	-5	-	5	μΑ
			VIH=HVDD				
			VIL=VSS				
	out Characteristics /CMOS)		S, SCKS, NSCSS, SHISEL CEN, TSTIN2, TSTIN0	_[1:0], STBYE	XIT, CLKI, C	CLKSEL, SNO	GLEND,
	H-level input voltage	VIH1	HVDD=2.6 V	1.6	-	-	V
	L-level input voltage	VIL1	HVDD=2.2 V	-	-	0.6	V
ch	hmitt input aracteristic /CMOS)	Pin names: N	RESET				
	H-level input voltage	VIH2	HVDD=2.6 V	0.88	-	1.82	V
	L-level input voltage	VIL2	HVDD=2.2 V	0.55	-	1.43	V
	Hysteresis voltage	ΔV	HVDD=2.2 V	0.22	-	-	V
Οι	itput characteristics	Pin names: S	S, MSGRDY, SPHMT, FSC	OUT, TSTOUT	0	•	
	H-level output voltage	VOH1	HVDD=2.2 V IOH=-1.0 mA	HVDD-0.4	-	-	V
	L-level output voltage	VOL1	HVDD=2.2 V IOL=1.0 mA	-	-	VSS+0.4	V
Οι	itput characteristics	Pin names: S	OS, HPOP, HPON				
	H-level output voltage	VOH2	HVDD=2.2 V IOH=-2.0 mA	HVDD-0.4	-	-	V
	L-level output voltage	VOL2	HVDD=2.2 V IOL=2.0 mA	-	-	VSS+0.4	V
Οι	itput characteristics	Pin names: S	IS, SOS, HPOP, HPON, FS	OUT, TSTOU	T0		
	Off-state leakage current	IOZ	-	-5	-	5	μΑ
Pir	n capacitance	Pin names: Al	l input pins				
	Input pin capacitance	CI	f=1 MHz HVDD=RVDD=0 V	-	-	8	pF
Pir	n capacitance	Pin names: Al	l output pins				
	Output pin capacitance	со	f=1MHz HVDD=RVDD=0 V	-	-	8	pF
						•	


Pin ca	apacitance	Pin names: Al	l Bi-directional pins				
	-directional pin pacitance	CIO	f=1 MHz HVDD=RVDD=0 V	-	-	8	pF

<sup>\*1:</sup> Approximately current values during decoding under the recommended operating conditions (Ta=25°C). (With no load: Audio output pins HPOP and HPON are open.)

<sup>\*2:</sup> Static current under the recommended operating conditions (Ta=25°C).

#### **AC Characteristics** 7.4

#### System Clock Timing (32.768 kHz) 7.4.1







Figure 7.1 System clock timing (32.768 kHz)

Symbol	Parameter	Min.	Тур.	Max.	Unit	
f <sub>OSC</sub>	Input clock frequency	-	32.768	-	kHz	
Tosc	Input clock period	-	1/fosc	-	ms	
t <sub>pwh</sub>	Input clock pulse width high	0.45*T <sub>osc</sub>	-	0.55*T <sub>osc</sub>	ms	
t <sub>pwl</sub>	Input clock pulse width low	0.45*T <sub>osc</sub>	-	0.55*T <sub>osc</sub>	ms	
t <sub>r</sub>	Input clock rising time (10% $\rightarrow$ 90%)	-	-	5.0	μs	
t <sub>f</sub>	Input clock falling time (90% $\rightarrow$ 10%)	-	-	5.0	μs	
t <sub>CJper</sub>	Input clock period jitter (*2, 4)	-5.0	-	5.0	ns	
t <sub>CJcycle</sub>	Input clock cycle jitter (*1, 3, 4)	-5.0	-	5.0	ns	
*1	$t_{\text{CJcycle}} = t_{\text{cycle1}} - t_{\text{cycle2}}$					
*2	The input clock period jitter is the displacement relative to the frequency).	he center per	iod (reciproca	al of center		
*3	The input clock cycle jitter is difference in period between a	djacent cycle	S.			
*4	The jitter characteristics must meet both t <sub>Cjper</sub> and t <sub>CJcycle</sub> characteristics.					
*5	Great care must be taken to ensure that overshooting or ur	ndershooting of	does not occi	ur for the cloc	k.	

#### 7.4.2 System Clock Timing (12.288 MHz)






Figure 7.2 System clock timing (12.288 MHz)

Symbol	Parameter	Min.	Тур.	Max.	Unit
fosc	Input clock frequency	-	12.288	-	MHz
Tosc	Input clock period	ī	1/fosc	-	μs
t <sub>pwh</sub>	Input clock pulse width high	0.45*T <sub>osc</sub>	ī	0.55*T <sub>osc</sub>	μs
$t_{pwl}$	Input clock pulse width low	0.45*T <sub>osc</sub>	ī	0.55*T <sub>osc</sub>	μs
t <sub>r</sub>	Input clock rising time (10% $\rightarrow$ 90%)	ī	ī	5.0	ns
t <sub>f</sub>	Input clock falling time (90% $\rightarrow$ 10%)	-	-	5.0	ns
t <sub>CJper</sub>	Input clock period jitter (*2, 4)	-400	-	400	ps
t <sub>CJcycle</sub>	Input clock cycle jitter (*1, 3, 4)	-400	ī	400	ps
*1	$t_{\text{CJcycle}} = t_{\text{cycle1}} - t_{\text{cycle2}}$				
*2	The input clock period jitter is the displacement relative to the frequency).	ne center peri	od (reciproca	al of center	
*3	The input clock cycle jitter is difference in period between ac	djacent cycles	3.		
*4	The jitter characteristics must meet both $t_{\text{Cjper}}$ and $t_{\text{CJcycle}}$ characteristics	racteristics.			
*5	Great care must be taken to ensure that overshooting or un	dershooting d	loes not occu	ır for the cloc	k.

# 7.4.3 Power-on / Reset Timing




Figure 7.3 Power on / reset timing

Symbol		Item	Min.	Тур	Max.	Unit
	Minimum delay from the	Input clock source: CLKI	100	-	-	μs
l l1 C	HVDD power-on to the CLKI/OSCI rising edge	Input clock source: OSCI(32.768kHz) *2	-	1	-	s
	before NRESET release.	Input clock source: OSCI(12.288MHz) *2	-	10	-	ms
t <sub>2</sub>	The minimum NRESET asse	rtion on system power up.	2	-	-	T <sub>OSC</sub> (*1)
t <sub>3</sub>	NRESET synchronization time (Number of clock cycles before the reset signal is applied internally.)			-	-	T <sub>OSC</sub> (*1)
*1	T <sub>OSC</sub> is the CLKI / OSCI clock period.					
*2	Oscillation characteristics change depending on conditions such as components used (oscillator, Rf, Rd, Cg, Cd), board pattern, and rising time of supplied voltage. Use this characteristics as reference values.					

Note: The circuit must be initialized with NRESET after initiating power supply. The internal circuit state cannot be guaranteed when switching the HVDD from off to on, due to power supply noise and other factors.

# 7.4.4 Command Receipt Timing




Figure 7.4 Command receipt timing

The system starts up after t1 time following hardware reset.

Then ISC\_TEST\_REQ/RESP message flow can be used.

Symbol	Parameter	Min.	Max.	Unit		
t <sub>1</sub>	Length of time from initialization to message acceptance ready state (*1)	120	-	ms		
*1	There should be no problem about sending padding bytes during the t <sub>1</sub> period.					

# **NSCSS** SCKS SIS LSB Hi-Z Hi-Z SO MS SCKS SIS Input Data SOS **Output Data NSCSS** Hi-Z Hi-Z Active SOS

#### **Serial Interface (Clock Synchronous)** 7.4.5

Figure 7.5 Clock synchronous serial interface timing

Symbol	Parameter	Min.	Max.	Unit
t <sub>1</sub>	NSCSS falling time to SCKS falling time	100	-	ns
t <sub>2</sub>	SCKS cycle time	1.0	-	μs
t <sub>3</sub>	SCKS rising time to NSCSS rising time	100	-	ns
t <sub>5</sub>	SIS setup time	30	-	ns
t <sub>6</sub>	SIS hold time	30	-	ns
t <sub>7</sub>	SCKS falling time to SOS going active	-	50	ns
t <sub>8</sub>	NSCSS falling time to SOS going active	-	50	ns
t <sub>9</sub>	NSCSS rising time to SOS going Hi-Z	-	50	ns

# 7.4.6 Serial Interface (I2C)




Figure 7.6 I2C timing

Symbol	Parameter	Min.	Max.	Unit
tc	SCL clock frequency (*1)	12.0	-	μs
$t_ch$	SCL clock pulse width high	6.0	-	μs
t <sub>cl</sub>	SCL clock pulse width low (*1)	6.0	-	μs
t <sub>su</sub>	SDA input setup time	0.5	-	μs
t <sub>h</sub>	SDA input hold time	0	-	μs
t <sub>d</sub>	SDA output delay time (*1)	-	5.5	μs
t <sub>ss</sub>	START condition start time	2.5	-	μs
t <sub>se</sub>	START condition completion time	2.5	-	μs
t <sub>ps</sub>	STOP condition start time	2.5	-	μs
t <sub>pe</sub>	STOP condition completion time	2.5	-	μs
*1	These numerical values are based on the I2C bus rising time of 480 ns or less. It should be noted that the numerical values will be greater if the I2C bus rising time exceeds 480 ns due to the load capacity and pull-up resistance.			

# 8. External Connection Examples

#### 8.1 **System Clock**

The S1V3034x series system clock frequency can be set to either 32.768 kHz or 12.288 MHz. Likewise, the clock source can be set to either direct input (input from CLKI pin) or oscillator (connected to OSCI/OSCO pin). External connection examples are shown below for various clock supply configurations.

The frequency supported by the oscillator varies with the product. See Table 3.1 for additional information.

#### 8.1.1 **Direct Input**

Figure 8.1 shows an example of an external connection in which the clock signal input to the CLKI pin is used as the clock source.




Figure 8.1 System clock external connection example (CLKI pin)

The CLKI pin receives 32.768 kHz or 12.288 MHz clock signal input generated by an oscillator.

The CLKSEL pin should be set to Low level for 32.768 kHz and to High level for 12.288 MHz.

The OSCEN pin should be set to Low level.

The OSCI pin should be set to Low level.

The OSCO pin should not be connected.

Note that the asynchronous serial interface (UART) is not available if the system clock frequency is set to 12.288 MHz.

### 8.1.2 Oscillator (32.768 kHz)

Figure 8.2 shows an example of an external connection in which a 32.768 kHz oscillator is used as the clock source.

#### Note:

The frequency supported by the oscillator varies with the product. See Table 3.1 for additional information.




Figure 8.2 Example of external system clock connection (32.768 kHz oscillator)

The 32.768 kHz oscillator and oscillator circuit is connected to the OSCI and OSCO pins as shown in Figure 8.2.

The CLKSEL pin should be set to Low level.

The OSCEN pin should be set to High level.

The CLKI pin should be set to Low level.

Table 8.1 gives typical external circuit constants for a 32.768 kHz oscillator. These will vary, depending on individual oscillator characteristics (e.g., components and circuit board patterns used). The values given in Table 8.1 are examples only and do not constitute performance guarantees.

Table 8.1 32.768 kHz oscillator external circuit constant examples

X'tal	32.768 kHz oscillator	Crystal (Epson Toyocom FC-135 (CL=9pF))	
Cg	Gate capacity	10 pF	
Cd	Drain capacity	10 pF	
Rf	Feedback resistance	10 ΜΩ	
Rd	Drain resistance	200 kΩ	

#### 8.1.3 Oscillator (12.288 MHz)

Figure 8.3 shows an example of an external connection when a 12.288 MHz oscillator is used as the clock source.

#### Note:

The frequency supported by the oscillator varies with the product. See Table 3.1 for additional information.




Figure 8.3 System clock external connection example (12.288 MHz oscillator)

The 12.288 MHz oscillator and oscillator circuit is connected to the OSCI and OSCO pins as shown in Figure 8.3.

The CLKSEL pin should be set to High level.

The OSCEN pin should be set to High level.

The CLKI pin should be set to Low level.

Note that the asynchronous serial interface (UART) is not available if the system clock frequency is set to 12.288 MHz.

Table 8.2 lists typical external circuit constants for a 12.288 MHz oscillator. These will vary, depending on individual oscillator characteristics (e.g., components and circuit board pattern used). The values given in Table 8.2 are examples only and do not constitute performance guarantees.

Ceramic oscillators in particular are extremely susceptible to interference from external components and circuit boards. Always check operating parameters with the manufacturer before using ceramic oscillators.

Table 8.2 12.288 MHz oscillator external circuit constant examples

X'tal	12.288 MHz oscillator	Ceramic (Murata CSTCE12M2G55*-**)	
Cg	Gate capacity	(33 pF) * Incorporated in oscillator	
Cd	Drain capacity	(33 pF) * Incorporated in oscillator	
Rf	Feedback resistance	1 ΜΩ	
Rd	Drain resistance	0 Ω	

### 8.2 Serial Interface

### 8.2.1 Clock Synchronous




Figure 8.4 Example of serial interface external connection (clock synchronous)

When using a clock synchronous serial interface, set both input pins SHISEL0 and SHISEL1 to Low level.

SOS is active when NSCSS is Low level. SOS will be high impedance when NSCSS is High level. Multiple slave devices can be connected through a general output port or host serial interface slave device selection signal as shown in Figure 8.4. When controlling the NSCSS pin via a host general port, set to Low level immediately before sending a message and to High level once a message is received.

MSGRDY is an output signal that indicates a command from the S1V3034x is ready to be sent. This signal can be used as an interrupt signal sent to the host to warn the host to reduce loads to prepare for message receipt. For more information on MSGRDY output timing, see "S1V3034x Series Message Protocol Specification."

STBYEXIT is an input signal to implement recovery from standby mode to normal operating mode. For more information on STBYEXIT input timing, see "S1V3034x Series Message Protocol Specification."

# Host S1V3034x **HVDD** SCKS/SCL Serial Data In SOS/TXD Serial Data Out SIS/RXD/SDA **NSCSS** External Interrupt Port **MSGRDY** I/O Port **STBYEXIT** HVDD △ SHISEL0 SHISEL1

# 8.2.2 Asynchronous (UART)

Figure 8.5 Serial interface external connection example (asynchronous)

When using an asynchronous serial interface (UART), the SHISEL0 input pin should be set to High level and SHISEL1 should be set to Low level. Note that the UART interface is not available when the system clock frequency is 12.288 MHz.

The initial interface settings are as shown below.

Start bit length: 1 bit Stop bit length: 1 bit Parity bit: None

Baud rate: 9.6 kbps

The interface settings can be changed using the ISC\_UART\_CONFIG\_REQ message. Interface settings set via this message will be maintained until a hardware reset. A hardware reset restores interface settings to the initial default values shown above. The ISC\_UART\_CONFIG\_REQ message can be used if necessary. For additional information, see "S1V3034x Series Message Protocol Specification."

MSGRDY is an output signal indicating that a command to be sent from the S1V3034x is ready to be sent. For more information on the data receiving flow on the host side and the MSGRDY output timing, see "S1V3034x Series Message Protocol Specification."

STBYEXIT is an input signal used to implement recovery from standby mode to normal operating mode. For more information on the STBYEXIT input timing, see "S1V3034x Series Message Protocol Specification."

### 8.2.3 I2C




Figure 8.6 Serial interface external connection example (I2C)


If I2C is used, set the SHISEL0 input pin to Low level and SHISEL1 to High level.


MSGRDY is an output signal indicating that a command to be sent from the S1V3034x is ready to be sent. For more information on the data receiving flow on the host side and the MSGRDY output timing, see "S1V3034x Series Message Protocol Specification."

STBYEXIT is an input signal used to implement recovery from standby mode to normal operating mode. For more information on the STBYEXIT input timing, see "S1V3034x Series Message Protocol Specification."

# 9. Package Dimensions

## 9.1 QFP13-52







Support	Ilmens	Imeters		
Symbol	Mln	Non	Max	
E	-	10	_	
D	_	10	-	
Anex			1.7	
A <sub>1</sub>		0.1		
Ae	_	1.4	1	
		0.65		
b	0.2	_	4 N	
C	0.09	ı	ņ	
9	0.		10*	
	0.3	-	0.75	
La		1		
HE	_	12	_	
Ho	-	12	-	
У	-	-	0.1	

1 - 1nn

#### 9.2 QFP12-48





Symbol	Dimension in Millimters			
	MIn	Nom	Max	
Е	-	7	-	
D	-	7	-	
Anox	-	-	1.7	
Aι	-	0.1	-	
A₂	-	1.4	-	
	-	05	-	
Ь	0 13	-	0 27	
	0.09	-	0.2	
9	0"	-	10"	
	D 3	-	07	
Lı	-	1	-	
HE	-	9	-	
Ho	-	9	-	
y	_	_	0.08	

1 - 1mm

## 10. Reference Material

## 10.1 Circuit Application Example

Figure 10.1 shows a typical S1V3034x series circuit application.




Figure 10.1 S1V3034x series circuit application example

- \*1: The system clock input unit connection configuration will vary, depending on the clock frequency and clock source used. Refer to section 8.1 for more information.
- \*2: The serial interface connection configuration will vary, depending on the interface type used. Refer to section 8.2 for additional information.
- \*3: The bypass capacitor will vary depending on the system, but should be several  $\mu F$  to several tens of  $\mu F$ .

## 10.2 Circuit Application Example (Audio Output Unit)

Figure 10.2 shows a typical audio output unit circuit application.




Figure 10.2 S1V3034x series circuit application example (audio output unit)


The connection from the HPOP/HPON pins to the secondary LPF (510  $\Omega$ , 39 nF) should be as short as possible. The secondary LPF capacitor (39 nF) GND connection to the VSS should also be as short as possible.

The speaker amplifier peripheral circuit and circuit constants shown in Figure 10.2 are provided solely for reference and do not constitute performance guarantees.

## 10.3 Mute Start/Release Timing

It is recommended to control the mute function of the speaker amplifier by using the general-purpose input/output port in order to minimize noise at power ON/OFF and in standby. The following shows an example of mute control timing in each operation condition.


## 10.3.1 System Reset Active ⇒ Release



Symbol	ltem	Min.	Max.	Unit
t <sub>1</sub>	NRESET release time to MUTE release time	150	-	ms

Note: In the above timing chart, the MUTE pin is at the Low level and MUTE is active.

## 10.3.2 Standby Mode



The following shows an example of the MUTE control flow before and after standby mode.

- Transition to standby mode
   MUTE enabled → STANDBY ENTRY REQ issued → STBYEXIT: High
- End of standby mode
   STBYEXIT: Low → STANDBY\_EXIT\_IND received → MUTE released

Note: In the above timing chart, the MUTE pin is at the Low level and MUTE is active.

\* Refer to the Message Protocol Specification for details of standby mode.

## 10.4 Power Supply Precautions

Always initialize the circuit with NRESET after initiating power supply. The internal circuit state cannot be guaranteed when switching the HVDD from off to on due to power supply noise and other factors.

CMOS devices may suffer from what is known as "latch-up." This is a phenomenon in which the PNPN bonds (thyristor configuration) inside the CMOS IC conduct, resulting in large currents between VDD and VSS and ultimately damaging the CMOS.

Latch-up occurs when the voltage applied to the input/output pins exceeds rated values, resulting in large currents within the component, or when the VDD pin voltage exceeds the ratings, causing internal components to yield. If the voltage exceeds the ratings even momentarily in these cases, a large current will arise between VDD and VSS once latch-up occurs, resulting in potential overheating and smoke generation. Always observe the following precautions:

- (1) Never raise the input/output pin voltage level above the supply voltage or above the range specified for electrical characteristics. Avoid lowering below VSS.
- (2) Make sure the device is not subject to abnormal noise.
- (3) The potential for unused input pins should be pegged to VDD or VSS.
- (4) Do not short-circuit the output.

## 10.5 Clock Direct Input Precautions

Noise will be input to the power supply if the overshoot or undershoot in the clock is excessive when using an external direct clock input. This may cause the internal regulator output to fluctuate, possibly resulting in internal circuit damage or malfunction.

Clock overshoot and undershoot must be kept within the input voltage range indicated in Section "7.1 Absolute Maximum Rating." If overshoot or undershoot is present, this should be addressed using a damping resistance or low pass filter.

The same prevention measures are required for external signals other than the clock external input, but particular caution is necessary for the clock due to the high frequency.




Figure 10.3 Typical clock input overshoot/undershoot prevention measures

## 10.6 Precautions on Mounting

The following shows the precautions when designing the board and mounting the IC.

#### 10.6.1 **Oscillation Circuit**

Oscillation characteristics change depending on conditions such as components used (oscillator, Rf, Rd, Cg, Cd) and board pattern. In particular, when a ceramic or crystal oscillator is used, evaluate the components adequately under real operating conditions by mounting them on the board before the external resistor (Rf, Rd) and capacitor (Cg, Cd) values are finally decided.

Disurbances of the oscillation clock due to noise may cause a malfunction. To prevent this, the following points should be taken into consideration.

- Components that are connected to the OSCI and OSCO pins, such as oscillator, resistors and capacitors, should be connected in the shortest line.
- Whenever possible, configure digital signal lines with at least three millimeters clearance from the OSCI and OSCO and the components and lines connected to these pins. In particular, signals that are switched frequently must not be placed near these pins, components, and lines. The same applies to all layers on the multi-layered board as the distance between the layers is around 0.1 to 0.2 mm. Furthermore, do not configure digital signal lines in parallel with these components and lines when arranging them on the same or another layer of the board. Such an arrangement is strictly prohibited, even with clearance of three millimeters or more. Also, avoid arranging digital signal lines across these components and signal lines.
- Shield the OSCI and OSCO pins and lines connected to those pins as well as the adjacent layers of the board using VSS. As shown in Figure 10.4, shield the wired layers as much as possible. Whenever possible, make the whole adjacent layers the ground layers, or ensure there is adequate shielding to a radius of five millimeters around the above pins and lines. Do not configure digital signal lines in parallel with components and lines even if such components and lines on other layers.




Figure 10.4 Example of oscillation circuit VSS pattern

## 10.6.2 Reset Circuit

The power-on reset signal which is input to the NRESET pin changes depending on conditions (power rise time, component used, board pattern, etc.). Decide the constant of the capacitor and resistor after enough tests have been completed with the apprication product. With regard to the pull-up resistance of the NRESET pin, if the impedance is high, noise can generate a malfunction; therefore, the constants must be determined in careful consideration of resistance value variations.

## 10.6.3 Power Supply Circuit

Sudden power supply variation due to noise may cause malfunction. Consider the following points to prevent this:

- The power supply should be connected to the HVDD/RVDD and VSS/RVSS pins with patterns as short and large as possible.
- When connecting between the HVDD/RVDD VSS/RVSS pins with a bypass capacitor, the HVDD/RVDD and VSS/RVSS pins should be connected as short as possible. The bypass capacitor will vary depending on the system, but should be several  $\mu F$  to several tens of  $\mu F$ .
- Connect a 1 μF bypass capacitor between VOUT and RVSS, and connect the VOUT and RVSS pins as short as possible.




Figure 10.5 Bypass capacitor connection example

## 10.6.4 Arrangement of Signal Lines

In order to prevent generation of electromagnetic induction noise caused by mutual inductance, do not arrange a large current signal line near the circuits that are sensitive to noise such as the oscillation unit.

When a signal line is pallalel with a high-speed line in long distance or intersects a high-speed line, noise may generated by mutual interference between the signals and it may cause a malfunction. Do not arrange a high-speed signal line especially near circuits that are sensitive to noise such as the oscillation unit.

#### 10.6.5 **Noise-Induced Erratic Operations**

If erratic IC operations appear to be attributable to noise, consider the following three points.

### NRESET pin

Low-level noise on this pin resets the IC. However, the IC may not always be reset normally, depending on the input waveform. Due to circuit design, this situation tends to occur when the reset input is in the high state, with high impedance.

## • SCKS pin

The SCKS pin is a synchronous clock input of a clock synchronous serial interface. If a noise goes into this pin, depending on the input waveform, it will be recognized as valid data, and will become the cause of malfunction. When connecting between the host and serial interface (SCKS, SIS, SOS and NSCSS) pins, these should be connected as short as possible.

## • Power supplies

If noise lower than the rated voltage enters one of these power-supply lines, the IC may operate erratically. Take collective measures in board design; for example, by using soild patterns for power supply lines, adding decoupling capacitors to eliminate noise, or incorporating surge/noise counteracting devices into the power supply lines.

#### 10.6.6 **Others**

42


Although the basic reliability of the S1V3034x series is designed to comply with EIAJ and MIL standards, please pay careful attention to the following points when actually mounting the chip on a board.

Since OSCI and OSCO pins are constructed to use the internal transistors directly, the pins are susceptible to mechanical damage during the board-mounting process. Moreover, the pins may also be susceptible to electraical damage caused by such disturbances (listed below) whose electrical strength are varying gradually with time and can exceed the absolute maximum rated voltage (2.5 V) of the IC.

- Electromagnetic induction noise from the utility power supply in the reflow process during board-mounting, rework process after board-mounting, or individual characteristics evaluation (experimental confirmation), and
- Electromagnetic induction noise fro the tip of a soldering iron

Especially when using a soldering iron, make sure that the IC GND and soldering iron GND are at the same potential before soldering.

## 10.7 Product Code Numbering



# **Revision History**

	Revision details			
Date	Rev.	Page	Туре	Details
10/31/2008	1.0	All	New	Newly established
03/03/2009	1.1	P20, 21 39, 41	Revision	Corrected
25/01/2010	1.2	22	Modify	section 7.4.3 : t1 (Input clock source: OSCI(32.768kHz)) Typ=1s
		22	Modify	section 7.4.3 : t1 (Input clock source: OSCI(12.288MHz)) Typ=10ms
		22	Add	section 7.4.3 : Add comment *2
		35	Modify	section 10.1 : SPOP -> HPOP, SPON -> HPON
		35	Add	section 10.1 : Add comment *3

# **EPSON**

## **International Sales Operations**

### **AMERICA**

## **EPSON ELECTRONICS AMERICA, INC.**

2580 Orchard Parkway, San Jose, CA 95131, USA

Phone: +1-800-228-3964 FAX: +1-408-922-0238

## **EUROPE**

### **EPSON EUROPE ELECTRONICS GmbH**

Riesstrasse 15, 80992 Munich, GERMANY

Phone: +49-89-14005-0 FAX: +49-89-14005-110

## **ASIA**

## EPSON (CHINA) CO., LTD.

7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA

Phone: +86-10-6410-6655 FAX: +86-10-6410-7320

### SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900 Yishan Road,

Shanghai 200233, CHINA

Phone: +86-21-5423-5522 FAX: +86-21-5423-5512

### **SHENZHEN BRANCH**

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA

Phone: +86-755-2699-3828 FAX: +86-755-2699-3838

### **EPSON HONG KONG LTD.**

20/F, Harbour Centre, 25 Harbour Road,

Wanchai, Hong Kong

Phone: +852-2585-4600 FAX: +852-2827-4346

Telex: 65542 EPSCO HX

### **EPSON TAIWAN TECHNOLOGY & TRADING LTD.**

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN

### **EPSON SINGAPORE PTE., LTD.**

1 HarbourFront Place,

#03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 FAX: +65-6271-3182

### SEIKO EPSON CORP. KOREA OFFICE

50F, KLI 63 Bldg., 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, KOREA Phone: +82-2-784-6027 FAX: +82-2-767-3677

# SEIKO EPSON CORP. SEMICONDUCTOR OPERATIONS DIVISION

IC Sales Dept.
IC International Sales Group

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 FAX: +81-42-587-5117