


# CMOS 16-BIT SINGLE CHIP MICROCONTROLLER S1C17555/565/955/965 Technical Manual

#### NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.



## Configuration of product number

i

1	Overvi	ew	1-1
	1.1	Features	1-1
	1.2	Block Diagram	1-3
	1.3	Pins	1-7
		1.3.1 S1C17555/955 Pin Configuration Diagram (WCSP-48)	1-7
		1.3.2 S1C17565/965 Pin Configuration Diagram (TQFP13-64pin)	
		1.3.3 S1C17565/965 Pad Configuration Diagram (Chip)	
		1.3.4 Pin Descriptions	1-11
2	CPU		2-1
	2.1	Features of the S1C17 Core	2-1
	2.2	CPU Registers	2-2
	2.3	Instruction Set	2-2
	2.4	Reading PSR	2-5
		Processor Information	
2		y Map, Bus Control	
3			
	3.1	Bus Cycle	
		3.1.2 Restrictions on Instruction Execution Cycles	
	3.2	Flash Area	
	0.2	3.2.1 Embedded Flash Memory	
		3.2.2 Flash Programming	
		3.2.3 Protect Bits	
		3.2.4 Flash Memory Read Wait Cycle Setting	3-3
		FLASHC Read Wait Control Register (FLASHC_WAIT)	
	3.3	Internal RAM Area	
		3.3.1 Embedded RAM	
		IRAM Size Register (MISC_IRAMSZ)	
		Internal Peripheral Area	
	3.5	S1C17 Core I/O Area	3-5
4	Power	Supply	4-1
	4.1	Core Power Supply Voltage (LVDD)	4-1
	4.2	I/O Power Supply Voltage (HVDD)	4-1
	4.3	Analog Power Supply Voltage (AVDD) [S1C17565/965]	4-1
	4.4	Flash Programming Power Supply Voltage (VPP)	4-1
	4.5	Embedded Regulators	4-2
		4.5.1 LVDD Regulator [S1C17565/965]	4-2
		4.5.2 AVDD Regulator [S1C17565/965]	
		4.5.3 VPP Regulator/Booster	
	4.6	Control Register Details [S1C17565/965]	
		VD1 Control Register (VD1_CTL)	
	47	ADC12SA2 Power Control Register (ADC12_ACTL)	
		Precautions on Power Supply	
5		Reset	
	5.1	Initial Reset Sources	
		5.1.1 #RESET Pin	-
		5.1.2 P0 Port Key-Entry Reset	
		5.1.3 Resetting by the Watchdog Timer	5-1

	5.2	Initial Reset Sequence	5-2
	5.3	Initial Settings After an Initial Reset	5-2
6	Interru	pt Controller (ITC)	6-1
		ITC Module Overview	
	6.2	Vector Table	6-2
		Vector Table Address Low/High Registers (MISC_TTBRL, MISC_TTBRH)	6-4
	6.3	Control of Maskable Interrupts	
		6.3.1 Interrupt Control Bits in Peripheral Modules	
		6.3.2 ITC Interrupt Request Processing	
		6.3.3 Interrupt Processing by the S1C17 Core	
		NMI	
		Software Interrupts	
		HALT and SLEEP Mode Cancellation	
	6.7	Control Register Details	
		Interrupt Level Setup Register x (ITC_LVx)	
7		Generator (CLG)	
		CLG Module Overview	
		CLG Input/Output Pins	
	7.3	Oscillators	
		7.3.1 IOSC Oscillator	
		7.3.2 OSC3 Oscillator [S1C17565/965]	
	7 4	7.3.3 OSC1 Oscillator	
		System Clock Switching	
		CPU Core Clock (CCLK) Control	
		Peripheral Module Clock (PCLK) Control	
		FSA Clock (FSACLK) Control	
		Clock External Output (FOUTA, FOUTB)	
	7.9	Control Register Details Clock Source Select Register (CLG_SRC)	
		Oscillation Control Register (CLG_CTL)	
		Noise Filter Enable Register (CLG_NFEN)	
		FOUTA Control Register (CLG_FOUTA)	
		FOUTB Control Register (CLG_FOUTB)	
		IOSC Control Register (CLG_IOSC) PCLK and FSA Clock Control Register (CLG_PCLK)	
		CCLK Control Register (CLG_CCLK)	
Q		ts (P)	
U		P Module Overview	
		Input/Output Pin Function Selection (Port MUX)	
		Data Input/Output.	
		Pull-up Control	
		Chattering Filter Function	
		Port Input Interrupt	
		• •	
		P0 Port Key-Entry Reset	
	8.8	Px Port Input Data Registers (Px_IN)	
		Px Port Output Data Registers (Px_OUT)	
		Px Port Output Enable Registers (Px_OEN)	8-6
		Px Port Pull-up Control Registers (Px_PU)	
		Px Port Interrupt Mask Registers (Px_IMSK)	
		Px Port Interrupt Edge Select Registers (Px_EDGE)	0-7

Px Port Interrupt Flag Registers (Px_IFLG)	
Px Port Chattering Filter Control Registers (Px_CHAT)	
P0 Port Key-Entry Reset Configuration Register (P0_KRST)	
Px Port Input Enable Registers (Px_IEN)	
P0[3:0] Port Function Select Register (P00_03PMUX)	
P0[7:4] Port Function Select Register (P04_07PMUX) P1[3:0] Port Function Select Register (P10_13PMUX)	
P1[7:4] Port Function Select Register (P14_17PMUX)	
P2[3:0] Port Function Select Register (P20_23PMUX)	
P2[7:4] Port Function Select Register (P24_27PMUX)	
9 16-bit Timers (T16)	
9.1 T16 Module Overview	
9.2 Count Clock	
9.3 Count Mode	9-2
9.4 Reload Data Register and Underflow Cycle	9-2
9.5 Timer Reset	9-3
9.6 Timer RUN/STOP Control	9-3
9.7 T16 Output Signals	
9.8 T16 Interrupts	
9.9 Control Register Details	
T16 Ch.x Count Clock Select Registers (T16_CLKx)	
T16 Ch.x Reload Data Registers (T16_TRx)	
T16 Ch.x Counter Data Registers (T16_TCx)	
T16 Ch.x Control Registers (T16_CTLx)	
T16 Ch.x Interrupt Control Registers (T16_INTx)	
10 Fine Mode 16-bit Timers (T16F)	10-1
10.1 T16F Module Overview	
10.2 Count Clock	
10.3 Count Mode	
10.4 Reload Data Register and Underflow Cycle	
10.5 Timer Reset	
10.6 Timer RUN/STOP Control	10-3
10.7 Fine Mode	10-4
10.8 T16F Interrupts	
10.9 Control Register Details	
T16F Ch.x Count Clock Select Registers (T16F_CLKx)	
T16F Ch.x Reload Data Registers (T16F_TRx)	10-6
T16F Ch.x Counter Data Registers (T16F_TCx)	
T16F Ch.x Control Registers (T16F_CTLx)	
T16F Ch.x Interrupt Control Registers (T16F_INTx)	10-8
11 16-bit PWM timers (T16A2)	11-1
11.1 T16A2 Module Overview	11-1
11.2 T16A2 Input/Output Pins	
11.3 Count Clock	
11.4 T16A2 Operating Modes	
11.4.1 Comparator Mode and Capture Mode	
11.4.2 Repeat Mode and One-Shot Mode	
11.4.3 Normal Channel Mode and Multi-Comparator/Capture Mode	
11.4.4 Normal Clock Mode and Half Clock Mode	
11.5 Counter Control	
11.5.1 Counter Reset.	

		11.5.2 Counter RUN/STOP Control	11-8
		11.5.3 Reading Counter Values	11-9
		11.5.4 Timing Charts	11-9
	11.6	Timer Output Control	11-9
	11.7	T16A2 Interrupts	11-11
	11.8	Control Register Details	11-12
		T16A2 Clock Control Register Ch.x (T16A_CLKx)	
		T16A2 Counter Ch.x Control Registers (T16A_CTLx)	
		T16A2 Counter Ch.x Data Registers (T16A_TCx)	
		T16A2 Comparator/Capture Ch.x Control Registers (T16A_CCCTLx) T16A2 Comparator/Capture Ch.x A Data Registers (T16A_CCAx)	
		T16A2 Comparator/Capture Ch.x B Data Registers (T16A_CCBx)	
		T16A2 Comparator/Capture Ch.x Interrupt Enable Registers (T16A_IENx)	
		T16A2 Comparator/Capture Ch.x Interrupt Flag Registers (T16A_IFLGx)	11-19
12	Clock <sup>-</sup>	Гіmer (CT)	12-1
		CT Module Overview	
		Operation Clock	
		Timer Reset	
		Timer RUN/STOP Control	
		CT Interrupts	
	12.6	Control Register Details	
		Clock Timer Control Register (CT_CTL) Clock Timer Counter Register (CT_CNT)	
		Clock Timer Interrupt Mask Register (CT_IMSK)	
		Clock Timer Interrupt Flag Register (CT_IFLG)	
13	Stopw	atch Timer (SWT)	12-1
10	-	SWT Module Overview	
		Operation Clock	
		-	
		BCD Counters	
		Timer Reset	
		Timer RUN/STOP Control	
		SWT Interrupts	
	13.7	Control Register Details	
		Stopwatch Timer Control Register (SWT_CTL) Stopwatch Timer BCD Counter Register (SWT_BCNT)	
		Stopwatch Timer Interrupt Mask Register (SWT_IMSK)	
		Stopwatch Timer Interrupt Flag Register (SWT_IFLG)	
4.4	Watab	dog Timer (WDT)	
14		WDT Module Overview	
		Operation Clock	
	14.3	WDT Control.	
		14.3.1 NMI/Reset Mode Selection 14.3.2 WDT Run/Stop Control	
		14.3.3 WDT Reset	
		14.3.4 Operations in HALT and SLEEP Modes	
	1//	Control Register Details	
	14.4	Watchdog Timer Control Register (WDT_CTL)	
		Watchdog Timer Status Register (WDT_ST)	
		WDT Clock Control Register (WDT_CLK)	
15	IIΔRT		15-1
13		UART Module Overview	
	15.1		10-1

	15.2	UART Input/Output Pins	.15-2
	15.3	Baud Rate Generator	.15-2
	15.4	Transfer Data Settings	.15-4
		Data Transfer Control	
		Receive Errors	
		UART Interrupts	
		•	
		IrDA Interface	
	15.9	Control Register Details	
		UART Ch. <i>x</i> Status Registers (UART_ST <i>x</i> ) UART Ch. <i>x</i> Transmit Data Registers (UART_TXD <i>x</i> )	
		UART Ch.x fransmit Data Registers (UART_TXDx)	
		UART Ch.x Mode Registers (UART_MODx)	
		UART Ch. <i>x</i> Control Registers (UART_CTL <i>x</i> )	
		UART Ch.x Expansion Registers (UART_EXPx)	
		UART Ch.x Baud Rate Registers (UART_BRx)	15-14
		UART Ch.x Fine Mode Registers (UART_FMDx)	
		UART Ch.x Clock Control Registers (UART_CLKx)	15-16
16	8-bit S	PI (SPI)	.16-1
		SPI Module Overview	
		SPI Input/Output Pins	
		• •	
		SPI Clock	
		Data Transfer Condition Settings	
	16.5	Data Transfer Control	.16-3
	16.6	SPI Interrupts	.16-5
	16.7	Control Register Details	.16-6
		SPI Ch.x Status Registers (SPI_STx)	. 16-6
		SPI Ch.x Transmit Data Registers (SPI_TXDx)	
		SPI Ch.x Receive Data Registers (SPI_RXDx)	
		SPI Ch.x Control Registers (SPI_CTLx)	. 16-7
17	16-bit S	SPI (SPI16)	.17-1
	17.1	SPI16 Module Overview	.17-1
		SPI16 Input/Output Pins	
		SPI16 Clock	
		Data Transfer Condition Settings	
		-	
		Data Transfer Control	
		SPI16 Interrupts	
	17.7	Control Register Details	
		SPI16 Receive Data Register (SPI16_RXD)	
		SPI16 Transmit Data Register (SPI16_TXD) SPI16 Control Register 1 (SPI16_CTL1)	
		SPI16 Control Register 2 (SPI16_CTL2)	
		SPI16 Wait Register (SPI16_WAIT)	
		SPI16 Status Register (SPI16_STAT)	
		SPI16 Interrupt Control Register (SPI16_INT)	17-10
		SPI16 Receive Data Mask Register (SPI16_MASK)	17-10
18	I <sup>2</sup> C Ma	ster (I2CM)	18-1
10		I2CM Module Overview	
		I2CM Input/Output Pins	
		Synchronization Clock	
		Settings Before Data Transfer	
	18.5	Data Transfer Control	.18-2

	18.6	I2CM Interrupts	18-6
	18.7	Control Register Details	18-7
		I <sup>2</sup> C Master Enable Register (I2CM_EN)	18-8
		I <sup>2</sup> C Master Control Register (I2CM_CTL)	
		I <sup>2</sup> C Master Data Register (I2CM_DAT)	
		I <sup>2</sup> C Master Interrupt Control Register (I2CM_ICTL)	. 18-10
19	I <sup>2</sup> C Sla	ve (I2CS)	.19-1
	19.1	I2CS Module Overview	19-1
		I2CS Input/Output Pins	
		Operation Clock	
		Initializing I2CS	
	19.4	19.4.1 Reset	
		19.4.1 Neset	-
		19.4.2 Optional Functions	
	10 5	Data Transfer Control	
		I2CS Interrupts	
	19.7	Control Register Details	
		I <sup>2</sup> C Slave Transmit Data Register (I2CS_TRNS)	
		I <sup>2</sup> C Slave Receive Data Register (I2CS_RECV) I <sup>2</sup> C Slave Address Setup Register (I2CS_SADRS)	
		I <sup>2</sup> C Slave Control Register (I2CS_CTL)	
		I <sup>2</sup> C Slave Status Register (I2CS_STAT)	
		I <sup>2</sup> C Slave Access Status Register (I2CS_ASTAT)	
		I <sup>2</sup> C Slave Interrupt Control Register (I2CS_ICTL)	
20	IR Ron	note Controller (REMC) [S1C17565/965]	20-1
20		REMC Module Overview	
	20.1		20-1
	00.0		00.1
		REMC Input/Output Pins	
	20.3	REMC Input/Output Pins Carrier Generation	20-2
	20.3 20.4	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings	20-2 20-2
	20.3 20.4 20.5	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control	20-2 20-2 20-3
	20.3 20.4 20.5	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings	20-2 20-2 20-3
	20.3 20.4 20.5 20.6	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control	20-2 20-2 20-3 20-5
	20.3 20.4 20.5 20.6	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG)	20-2 20-2 20-3 20-5 20-6 20-6
	20.3 20.4 20.5 20.6	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Carrier Length Setup Register (REMC_CAR)	20-2 20-2 20-3 20-5 20-6 20-6 20-7
	20.3 20.4 20.5 20.6	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Carrier Length Setup Register (REMC_CAR) REMC Length Counter Register (REMC_LCNT)	20-2 20-2 20-3 20-5 20-6 20-6 20-7 20-8
	20.3 20.4 20.5 20.6	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Carrier Length Setup Register (REMC_CAR)	20-2 20-2 20-3 20-5 20-6 20-6 20-7 20-8
21	20.3 20.4 20.5 20.6 20.7	REMC Input/Output Pins	20-2 20-3 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b>
21	20.3 20.4 20.5 20.6 20.7	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Carrier Length Setup Register (REMC_CAR) REMC Length Counter Register (REMC_LCNT) REMC Interrupt Control Register (REMC_INT)	20-2 20-3 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b>
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1	REMC Input/Output Pins	20-2 20-2 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-1
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Configuration Register (REMC_CAR) REMC Carrier Length Setup Register (REMC_LCNT) REMC Length Counter Register (REMC_LCNT) REMC Interrupt Control Register (REMC_INT) A/D Converter (ADC12SA2) [S1C17565/965] ADC12SA2 Module Overview ADC12SA2 Input Pins	20-2 20-2 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-1 21-2
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2	REMC Input/Output Pins	20-2 20-2 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-1 21-2 21-2
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Configuration Register (REMC_CAR) REMC Carrier Length Setup Register (REMC_LCNT) REMC Length Counter Register (REMC_LCNT) REMC Interrupt Control Register (REMC_INT) A/D Converter (ADC12SA2) [S1C17565/965] ADC12SA2 Module Overview ADC12SA2 Input Pins	20-2 20-3 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-1 21-2 21-2 21-2
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Carrier Length Setup Register (REMC_CAR) REMC Length Counter Register (REMC_LCNT) REMC Interrupt Control Register (REMC_INT) A/D Converter (ADC12SA2) [S1C17565/965] ADC12SA2 Module Overview ADC12SA2 Input Pins ADC12SA2 Settings 21.3.1 Analog Power Supply Settings	20-2 20-3 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-1 21-2 21-2 21-2 21-2
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2	REMC Input/Output Pins	20-2 20-3 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-1 21-2 21-2 21-2 21-2 21-3
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2	REMC Input/Output Pins         Carrier Generation         Data Length Counter Clock Settings         Data Transfer Control         REMC Interrupts         Control Register Details         REMC Configuration Register (REMC_CFG)         REMC Carrier Length Setup Register (REMC_CAR)         REMC Length Counter Register (REMC_LCNT)         REMC Interrupt Control Register (REMC_INT)         ADC 12SA2 Module Overview         ADC12SA2 Input Pins         ADC12SA2 Settings         21.3.1 Analog Power Supply Settings         21.3.3 Trigger Selection	20-2 20-2 20-3 20-5 20-6 20-7 20-8 20-9 <b>21-1</b> 21-2 21-2 21-2 21-2 21-2 21-3 21-3
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2	REMC Input/Output Pins         Carrier Generation         Data Length Counter Clock Settings         Data Transfer Control         REMC Interrupts         Control Register Details         REMC Configuration Register (REMC_CFG)         REMC Carrier Length Setup Register (REMC_CAR)         REMC Length Counter Register (REMC_LCNT)         REMC Interrupt Control Register (REMC_LCNT)         REMC Interrupt Control Register (REMC_INT)         A/D Converter (ADC12SA2) [S1C17565/965]         ADC12SA2 Module Overview         ADC12SA2 Settings         21.3.1 Analog Power Supply Settings         21.3.2 Operating Clock Settings         21.3.3 Trigger Selection         21.3.4 Measurement Channel Selections	20-2 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-1 21-2 21-2 21-2 21-2 21-2 21-3 21-3 21-4
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2 21.3	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Carrier Length Setup Register (REMC_CAR) REMC Length Counter Register (REMC_LCNT) REMC Interrupt Control Register (REMC_INT). <b>A/D Converter (ADC12SA2) [S1C17565/965]</b> ADC12SA2 Module Overview ADC12SA2 Input Pins ADC12SA2 Settings. 21.3.1 Analog Power Supply Settings 21.3.2 Operating Clock Settings 21.3.3 Trigger Selection 21.3.4 Measurement Channel Selections 21.3.5 Measurement Mode Setting.	20-2 20-3 20-5 20-6 20-6 20-7 20-8 20-9 21-1 21-2 21-2 21-2 21-2 21-2 21-3 21-3 21-3 21-4 21-4
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2 21.3	REMC Input/Output Pins         Carrier Generation         Data Length Counter Clock Settings         Data Transfer Control         REMC Interrupts         Control Register Details         REMC Configuration Register (REMC_CFG)         REMC Carrier Length Setup Register (REMC_CAR).         REMC Length Counter Register (REMC_LCNT)         REMC Interrupt Control Register (REMC_INT).         A/D Converter (ADC12SA2) [S1C17565/965]         ADC12SA2 Module Overview         ADC12SA2 Settings.         21.3.1 Analog Power Supply Settings.         21.3.2 Operating Clock Settings         21.3.3 Trigger Selection         21.3.4 Measurement Channel Selections.         21.3.5 Measurement Result Storing Mode	20-2 20-3 20-3 20-5 20-6 20-6 20-7 20-8 20-9 <b>21-1</b> 21-2 21-2 21-2 21-2 21-2 21-3 21-3 21-4 21-4 21-5
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2 21.3	REMC Input/Output Pins.         Carrier Generation         Data Length Counter Clock Settings         Data Transfer Control         REMC Interrupts         Control Register Details         REMC Configuration Register (REMC_CFG)         REMC Carrier Length Setup Register (REMC_LCNT)         REMC Interrupt Control Register (REMC_LCNT)         REMC Interrupt Control Register (REMC_INT)         A/D Converter (ADC12SA2) [S1C17565/965]         ADC12SA2 Module Overview         ADC12SA2 Settings         21.3.1 Analog Power Supply Settings         21.3.2 Operating Clock Settings         21.3.3 Trigger Selection         21.3.4 Measurement Channel Selections         21.3.5 Measurement Result Storing Mode         Measurement Control and Operations	20-2 20-3 20-3 20-5 20-6 20-7 20-8 20-9 21-1 21-2 21-2 21-2 21-2 21-2 21-3 21-3 21-4 21-4 21-5 21-5 21-5
21	20.3 20.4 20.5 20.6 20.7 <b>12-bit</b> 21.1 21.2 21.3	REMC Input/Output Pins Carrier Generation Data Length Counter Clock Settings Data Transfer Control REMC Interrupts Control Register Details REMC Configuration Register (REMC_CFG) REMC Carrier Length Setup Register (REMC_CAR) REMC Length Counter Register (REMC_LCNT) REMC Interrupt Control Register (REMC_LCNT) REMC Interrupt Control Register (REMC_INT). <b>A/D Converter (ADC12SA2) [S1C17565/965]</b> ADC12SA2 Module Overview ADC12SA2 Input Pins ADC12SA2 Settings 21.3.1 Analog Power Supply Settings 21.3.2 Operating Clock Settings 21.3.3 Trigger Selection 21.3.4 Measurement Channel Selections. 21.3.5 Measurement Result Storing Mode Measurement Control and Operations 21.4.1 Activating ADC12SA2.	20-2 20-2 20-3 20-5 20-6 20-7 20-8 20-9 <b>21-1</b> 21-2 21-2 21-2 21-2 21-3 21-3 21-4 21-4 21-5 21-5 21-5

		21.4.5 Sampling Rate	
		21.4.6 Timing Charts	21-6
	21.5	ADC12SA2 Interrupts	21-8
	21.6	Control Register Details	
		ADC12SA2 Clock Control Register (ADC12_CLK)	
		ADC12SA2 Control Register (ADC12_CTL0)	
		ADC12SA2 Measurement Channel Register (ADC12_CTL1)	
		ADC12SA2 Interrupt Control Register (ADC12_INT)	
		ADC12SA2 AINx Measurement Result Registers (ADC12_AI	N <i>x</i> D) 21-13
22	On-chi	ip Debugger (DBG)	22-1
		Resource Requirements and Debugging Tools	
		Debug Break Operation Status	
		Additional Debugging Function	
	22.4	Control Register Details	
		Prescaler Control Register (MISC_PSC)	
		Debug Mode Control Register 2 (MISC_DMODE2)	
		IRAM Size Select Register (MISC_IRAMSZ) Debug RAM Base Register (DBRAM)	
		Debug Control Register (DCR)	
		Instruction Break Address Register 2 (IBAR2)	
		Instruction Break Address Register 3 (IBAR3)	
		Instruction Break Address Register 4 (IBAR4)	
າງ	Multin	lier/Divider (COPRO)	00.1
23	•		
		Overview	
		Operation Mode and Output Mode	
	23.3	Multiplication	23-2
	23.4	Division	23-3
	23.5	MAC	23-1
			20-4
		Reading Operation Results	
24	23.6	Reading Operation Results	23-6
	23.6 FSA [S	Reading Operation Results	23-6 <b>24-1</b>
	23.6 FSA [S Electri	Reading Operation Results S1C17955/965]	23-6 <b>24-1</b> <b>25-1</b>
	23.6 FSA [S Electri 25.1	Reading Operation Results S1C17955/965] ical Characteristics Absolute Maximum Ratings	23-6 <b>24-1</b> <b>25-1</b> 25-1
	23.6 FSA [S Electri 25.1	Reading Operation Results S1C17955/965]	23-6 <b>24-1</b> <b>25-1</b> 25-1
	23.6 FSA [S Electri 25.1 25.2	Reading Operation Results S1C17955/965] ical Characteristics Absolute Maximum Ratings	
	23.6 FSA [S Electri 25.1 25.2 25.3	Reading Operation Results S1C17955/965] ical Characteristics Absolute Maximum Ratings Recommended Operating Conditions	
	23.6 FSA [S Electri 25.1 25.2 25.3 25.4	Reading Operation Results	
	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5	Reading Operation Results	
	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6	Reading Operation Results	
	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7	Reading Operation Results	
	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8	Reading Operation Results	
	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9	Reading Operation Results	23-6 24-1 25-1 25-1 25-2 25-3 25-3 25-4 25-5 25-5 25-6 25-7
	23.6 <b>FSA [S</b> <b>Electri</b> 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10	Reading Operation Results	
	23.6 <b>FSA [S</b> <b>Electri</b> 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.1	Reading Operation Results	
	23.6 <b>FSA [S</b> <b>Electri</b> 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.1	Reading Operation Results	
25	23.6 <b>FSA [S</b> <b>Electri</b> 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.11 25.11 25.11 25.12	Reading Operation Results	23-6 24-1 25-1 25-1 25-2 25-3 25-3 25-4 25-5 25-5 25-5 25-6 25-7 25-7 25-7 25-8
25	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.11 25.12 Basic	Reading Operation Results         S1C17955/965]         ical Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         Current Consumption         Oscillation Characteristics         External Clock Input Characteristics         System Clock Characteristics         Input/Output Pin Characteristics         SPI/SPI16 Characteristics         I <sup>2</sup> C Characteristics         I <sup>2</sup> C Characteristics         I 12-bit A/D Converter Characteristics         I Regulator Characteristics         2 Flash Memory Characteristics         External Connection Diagram.	23-6 24-1 25-1 25-1 25-2 25-3 25-3 25-4 25-5 25-5 25-5 25-6 25-7 25-7 25-7 25-8 25-8 26-1
25 26 27	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.11 25.12 Basic   Packag	Reading Operation Results	23-6 24-1 25-1 25-1 25-2 25-3 25-3 25-4 25-5 25-5 25-5 25-6 25-7 25-7 25-7 25-7 25-8 25-8 26-1 27-1
25 26 27	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.11 25.12 Basic   Packag	Reading Operation Results         S1C17955/965]         ical Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         Current Consumption         Oscillation Characteristics         External Clock Input Characteristics         System Clock Characteristics         Input/Output Pin Characteristics         SPI/SPI16 Characteristics         I <sup>2</sup> C Characteristics         I <sup>2</sup> C Characteristics         I Regulator Characteristics         S Flash Memory Characteristics         External Connection Diagram         ge         A List of I/O Registers	
25 26 27	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.11 25.12 Basic   Packag	Reading Operation Results         S1C17955/965]         ical Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         Current Consumption         Oscillation Characteristics         External Clock Input Characteristics         System Clock Characteristics         Input/Output Pin Characteristics         SPI/SPI16 Characteristics         I <sup>2</sup> C Characteristics         I <sup>2</sup> C Characteristics         I <sup>2</sup> C Characteristics         SI         I 2-bit A/D Converter Characteristics [S1C17565/965]         1 Regulator Characteristics         2 Flash Memory Characteristics         External Connection Diagram         ge         A List of I/O Registers         0x4100–0x4107, 0x506c       UART (with IrDA) Ch	
25 26 27	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.11 25.12 Basic   Packag	Reading Operation Results         S1C17955/965]         ical Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         Current Consumption         Oscillation Characteristics         External Clock Input Characteristics         System Clock Characteristics         Input/Output Pin Characteristics         SPI/SPI16 Characteristics         12-C Characteristics         12-Dit A/D Converter Characteristics [S1C17565/965]         1 Regulator Characteristics         2 Flash Memory Characteristics         2 Flash Memory Characteristics         0x4100–0x4107, 0x506c       UART (with IrDA) Ch         0x4120–0x4127, 0x506d       UART (with IrDA) Ch	
25 26 27	23.6 FSA [S Electri 25.1 25.2 25.3 25.4 25.5 25.6 25.7 25.8 25.9 25.10 25.11 25.12 Basic   Packag	Reading Operation Results         S1C17955/965]         ical Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         Current Consumption         Oscillation Characteristics         External Clock Input Characteristics         System Clock Characteristics         Input/Output Pin Characteristics         SPI/SPI16 Characteristics         0 12-bit A/D Converter Characteristics [S1C17565/965]         1 Regulator Characteristics         2 Flash Memory Characteristics         ge         A List of I/O Registers         0x4100–0x4107, 0x506c       UART (with IrDA) Ch         0x4200–0x4208       Fine Mode 16-bit Tir	

0x4220-0x4228	16-bit Timer Ch.0	. AP-A-7
0x4240-0x4248	16-bit Timer Ch.1	. AP-A-8
0x4260–0x4268	16-bit Timer Ch.2	. AP-A-8
0x4280-0x4288	Fine Mode 16-bit Timer Ch.1	. AP-A-9
0x4306-0x431c	Interrupt Controller	. AP-A-9
0x4320-0x4326	8-bit SPI Ch.0	AP-A-10
0x4340–0x4346	I <sup>2</sup> C Master	AP-A-11
0x4360-0x436c	I <sup>2</sup> C Slave	AP-A-11
0x4380–0x4386	8-bit SPI Ch.1	AP-A-12
0x5000–0x5003	Clock Timer	AP-A-12
0x5020–0x5023	Stopwatch Timer	AP-A-12
0x5040–0x5041, 0x5070	Watchdog Timer	AP-A-13
0x5060–0x5081	Clock Generator	AP-A-13
0x5121	Power Generator	AP-A-14
0x5200-0x52a5	P Port & Port MUX	
0x4020, 0x5322–0x532c	MISC Registers	AP-A-19
0x5340–0x5346	IR Remote Controller	
0x5068, 0x5400-0x540c	16-bit PWM Timer Ch.0	
0x5069, 0x5420-0x542c	16-bit PWM Timer Ch.1	
0x506a, 0x5440–0x544c	16-bit PWM Timer Ch.2	
0x506b, 0x5460–0x546c	16-bit PWM Timer Ch.3	
0x54b0	Flash Controller	AP-A-25
0x5071, 0x5500-0x551c	12-bit A/D Converter	-
0x6040-0x605c	16-bit SPI	-
0xffff84–0xffffd0	S1C17 Core I/O	AP-A-27
Appendix B Power Saving		AP-B-1
B.1 Clock Control Power Saving		. AP-B-1
B.2 Reducing Power Consumption via Po	wer Supply Control	. AP-B-2
Appendix C Mounting Precautions		AP-C-1
Appendix D Initialization Routine		AP-D-1
Appendix E Recommended Resonators.		
Revision History		

# **1** Overview

# 1.1 Features

The main features of the S1C17555/565/955/965 are listed below.

	Table	1.1.1 Features		
Model	S1C17555	S1C17565	S1C17955	S1C17965
CPU				
CPU core	Seiko Epson original 1	6-bit RISC CPU core S1	C17	
Multiplier/Divider (COPRO)	• 16-bit × 16-bit multip	lier		
	• 16-bit × 16-bit + 32-b	pit multiply and accumula	tion unit	
	<ul> <li>16-bit ÷ 16-bit divide</li> </ul>	r		
FSA *1				
Multiply and accumulation unit			32-bit × 32-bit multipli	er + 72-bit adder
Data access	-		2 inputs and 1 output	
Address space	-		12K bytes	
Embedded Flash memory				
Capacity	128K bytes (for both in	nstructions and data)		
Erase/program count	40 times (min.) (Applie	ed only when FLS V1.0 o	r later is used.)	
Other	<ul> <li>Read/program prote</li> </ul>	ction function		
		r supply booster for erasi		
	<ul> <li>Allows on-board pro</li> </ul>	gramming using a debug	ging tool such as ICDn	nini.
Embedded RAM	1			
RAM1 Capacity	4K bytes			
RAM2 (FSA RAM) Capacity	12K bytes			
Clock generator (CLG)				
System clock source	2 sources	3 sources	2 sources	3 sources
	(IOSC/OSC1)	(IOSC/OSC1/OSC3)	(IOSC/OSC1)	(IOSC/OSC1/OSC3)
IOSC oscillator circuit	2/4/8/12 MHz (typ.) int	1		1
OSC3 oscillator circuit	-	24 MHz (max.) crystal	-	24 MHz (max.) crystal
		or ceramic oscillator		or ceramic oscillator
		circuit		circuit
		Supports an external		Supports an external
		clock input.		clock input.
OSC1 oscillator circuit	32.768 kHz (typ.) crys			
Other	<ul> <li>Supports an external of</li> <li>Core clock frequence</li> </ul>			
Other	<ul> <li>Peripheral module c</li> </ul>	/		
I/O ports (P)				
Number of general-purpose I/O ports	Max. 20 bits	Max. 24 bits	Max. 20 bits	Max. 24 bits
Number of general-purpose i/O poils	Pins are shared with the		INIAX. 20 DIIS	IVIAX. 24 DILS
Serial interfaces		ne periprierar 1/0.		
8-bit SPI (SPI)	2 channels			
16-bit SPI (SPI16)	1 channel			
	1 channel			
I <sup>2</sup> C master (I2CM)				
I <sup>2</sup> C slave (I2CS)	1 channel	0 sharrala	4	0 shaarala
UART (UART)	1 channel	2 channels	1 channel (IrDA1.0 supported)	2 channels
ID remote controller (DEMC)	(IrDA1.0 supported)	(IrDA1.0 supported) 1 channel	(IrDA 1.0 supported)	(IrDA1.0 supported)
IR remote controller (REMC)	-		<b>-</b>	
Timers	2 abannals			
16-bit timer (T16)	3 channels			
Fine mode 16-bit timer (T16F)	2 channels			
16-bit PWM timer (T16A2)	4 channels			
Clock timer (CT)	1 channel			
Stopwatch timer (SWT)	1 channel			
Watchdog timer (WDT)	1 channel			

#### **1 OVERVIEW**

Model	S1C17555	S1C17565	S1C17955	S1C17965
12-bit A/D converter (ADC12SA2)				
Conversion method	-	Successive	-	Successive
		approximation type		approximation type
Analog input channel	_	6 channels	_	6 channels
		(Three channels can		(Three channels can
		only be used for multi-		only be used for multi-
		channel conversion.)		channel conversion.)
Resolution	-	12 bits	-	12 bits
Interrupts				
Reset interrupt	#RESET pin			
NMI	Watchdog timer			
Programmable interrupts	21 systems (8 levels)	22 systems (8 levels)	21 systems (8 levels)	22 systems (8 levels)
Power supply voltage				
Core voltage (LVDD)	1.65 V to 1.95 V	1.65 V to 1.95 V	1.65 V to 1.95 V	1.65 V to 1.95 V
		(Not required when the		(Not required when the
		regulator is used)		regulator is used)
I/O voltage (HVDD)	1.65 V to 3.6 V	2.0 V to 3.6 V	1.65 V to 3.6 V	2.0 V to 3.6 V
	1.00 1 10 0.0 1	(When the regulator is		(When the regulator is
		used)		used)
		1.65 V to 3.6 V		1.65 V to 3.6 V
		(When the regulator is		(When the regulator is
		not used)		not used)
Analog voltage (AVDD)	_	2.7 V to 3.6 V (Not	_	2.7 V to 3.6 V (Not
		required when the		required when the
		regulator is used)		regulator is used)
Flash programming voltage (VPP)	7.5 V (Not required whe	en the regulator/booster is	s used.)	···g
Regulators	1			
LVDD regulator	_	Input: 2.0 V to 3.6 V	L	Input: 2.0 V to 3.6 V
		Output: 1.8 V		Output: 1.8 V
AVpd regulator	_	Input: 3.1 V to 3.6 V,	_	Input: 3.1 V to 3.6 V,
		Output: 2.8 V		Output: 2.8 V
VPP regulator/booster	Input: 2.4 V to 3.6 V	1		
	Output: 7.5 V			
Operating temperature	1			
Operating temperature range	-40°C to 85°C (10 to 4	0°C when programing/er	asing the Flash)	
Current consumption (Typ. value, L	· · · · ·			
SLEEP state		OSC1 = Off, OSC3 = Of	f)	
HALT state		OSC1 = OII, OSC3 = OIOSC1 = 32 kHz, OSC3		
Run state		Hz, OSC1 = 32  kHz, OSC3	,	
	$13500 \mu\text{A} (1030 = 12 \text{N}$	112,0301 = 011,0303	= 0Π) +270 μA/MHz	
FSA operating current		· · · · · · · · · · · · · · · · · · ·	+270 μΑ/ΜΗΖ	
Shipping form	WOOD 40	TOED40 04-in	WOOD 40	TOED10 04+in
1	WCSP-48	TQFP13-64pin	WCSP-48	TQFP13-64pin
	3.863 × 3.863 × 0.8 mm,	,	3.863 × 3.863 × 0.8 mm,	
	ball pitch: 0.5 mm	lead pitch: 0.5 mm	ball pitch: 0.5 mm	lead pitch: 0.5 mm
2	-	Die form	-	Die form
		3.863 × 3.863 mm,		3.863 × 3.863 mm,
		pad pitch: 140 µm		pad pitch: 140 µm

\*1 For more information on the FSA, please contact Seiko Epson.

# 1.2 Block Diagram




Figure 1.2.1 S1C17555 Block Diagram

#### **1 OVERVIEW**

#### S1C17565




Figure 1.2.2 S1C17565 Block Diagram

#### S1C17955




Figure 1.2.3 S1C17955 Block Diagram

#### **1 OVERVIEW**

#### S1C17965




Figure 1.2.4 S1C17965 Block Diagram

## 1.3 Pins

## 1.3.1 S1C17555/955 Pin Configuration Diagram (WCSP-48)




Figure 1.3.1.1 S1C17555/955 Pin Configuration Diagram (WCSP-48)

## 1.3.2 S1C17565/965 Pin Configuration Diagram (TQFP13-64pin)





Figure 1.3.2.1 S1C17565/965 Pin Configuration Diagram (TQFP13-64pin)



## 1.3.3 S1C17565/965 Pad Configuration Diagram (Chip)



No.	Pad name		Y (µm)		No.	Pad name	X (µm)	
1	AIN5	-1540	-1818.5		46	OSC4	1540	
2	AIN4		-1818.5		47	OSC3	1400	
3	AIN3	-1260	-1818.5		48	LVDD	1260	
4	AIN6	-1120	-1818.5		49	HVDD	1120	
5	AIN7	-980	-1818.5		50	P23(EXCL2)/SPISS2/ SCLK1	980	
6	AIN8	-840	-1818.5		51	#RESET	840	
7	AVDD	-700	-1818.5		52	P24/SIN1/TOUTA3/CAPA3	700	
8	VINA	-560	-1818.5		53	HVDD	560	
9	Vss		-1818.5		54	Vss	420	
10	Vss	-140	-1818.5		55	VINP	280	
11	REGEN	0	-1818.5		56	C1N	140	
12	Vss	140	-1818.5		57	C1P	0	
13	VINL	280	-1818.5		58	C1H	-140	
14	LVDD	420	-1818.5		59	C2N	-280	
15	N.C.	560	-1818.5		60	C2P	-420	
16	P00/SDI0	700	-1818.5		61	Vpp	-560	Ĺ
17	HVDD	840	-1818.5		62	HVdd	-700	
18	P20/SDI2/TOUTA2/CAPA2		-1818.5		63	N.C.	-840	
19	P01/SDO0/SCLM/SCLS	1120	-1818.5		64	N.C.	-980	Γ
20	Vss	1260	-1818.5		65	N.C.	-1120	
21	N.C.	1400	-1818.5	]	66	DCLK	-1260	
22	LVDD	1540	-1818.5		67	HVDD	-1400	Γ
23	HVDD	1818.5	-1540	1	68	N.C.	-1540	
24	N.C.	1818.5	-1400	1	69	LVDD	-1818.5	
25	Vss	1818.5	-1260	1	70	Vss	-1818.5	
26	P02/SPICLK0/SDAM/SDAS	1818.5	-1120	1	71	P25/SOUT1/REMO	-1818.5	
27	P03/#SPISS0	1818.5	-980	1	72	P14/#SPISS1/TOUTA0/CAPA0	-1818.5	Γ
28	HVDD	1818.5	-840	1	73	P26/SCLM/SCLS	-1818.5	
29	P04/SIN0	1818.5	-700	1	74	P15(MSCLK)	-1818.5	
30	P21/SDO2/FOUTB	1818.5	-560	1	75	P27/SDAM/SDAS	-1818.5	
31	P05/SOUT0	1818.5	-420	1	76	DSIO/P16	-1818.5	
32	P06/SCLK0/FOUTA/#BFR	1818.5	-280	1	77	DST2/P17	-1818.5	Γ
33	P22/SPICLK2/REMI	1818.5	-140	1	78	HVDD	-1818.5	
34	P07/SCLM/SCLS	1818.5	0	1	79	N.C.	-1818.5	
35	LVDD	1818.5	140	1	80	LVDD	-1818.5	
36	N.C.	1818.5	280	1	81	Vss	-1818.5	Γ
37	P10/SDAM/SDAS	1818.5	420	1	82	HVdd	-1818.5	F
38	P11/SDI1/TOUTA1/CAPA1	1818.5	560	1	83	N.C.	-1818.5	F
39	N.C.	1818.5	700	1	84	AVss	-1818.5	F
40	P12(EXCL0)/SDO1	1818.5	840	1	85	N.C.	-1818.5	ŀ
41	P13(EXCL1)/SPICLK1	1818.5	980	1	86	N.C.	-1818.5	F
42	LVDD	1818.5	1120	1	87	N.C.	-1818.5	F
43	OSC2	1818.5	1260	1	88	N.C.	-1818.5	F
44	OSC1	1818.5	1400	1	89	N.C.	-1818.5	F
45	Vss	1818.5	1540	1	90	N.C.	-1818.5	ŀ
-	_		-	1	91	ITRS	-1818.5	F
		I	l	1	01		1 1010.0	L

Table 1.3.3.1 Pad Coordinates

Y (µm)

1818.5

1818.5

1818.5

1818.5

1818.5

1818.5 1818.5 1818.5

1818.5

1818.5

1818.5

1818.5

1818.5

1818.5

1818.5 1818.5

1818.5

1818.5

1818.5

1818.5

1818.5

1818.5

1818.5 1540 1400 1260 1120 980 840 700 560 420 280 140 0 -140 -280 -420 -560 -700 -840 -980 -1120 -1260 -1400

-1540

## 1.3.4 Pin Descriptions

Note: The pin names described in boldface type are default settings.

				Available (O)/	Available (O)/unavailable (-)		
Name	lame I/O Default status		Function	S1C17	S1C17 565/965		
HVDD	-	_	I/O power supply pin (1.65 to 3.6 V)	<u>555/955</u>	000/900		
Vss	-	_	GND pin	0	0		
	-		Core power supply pin (1.65 to 1.95 V)	0	0		
VINL	-	-			0		
	-	-	LVpp regulator input pin (2.0 to 3.6 V)				
REGEN			LVpp regulator enable input pin		0		
AVDD	-	-	Analog power supply pin (2.7 to 3.6 V)		0		
AVss	-	-	Analog GND pin	-	0		
VINA	-	-	AVDD regulator input pin (3.1 to 3.6 V)	-	0		
VPP	-	-	Flash programming power supply pin (7.5 V)	0	0		
VINP	-	-	VPP regulator/booster input pin (2.4 to 3.6 V)	0	0		
C1P	-	-	VPP voltage boost capacitor connecting pin	0	0		
C1N	-	-	VPP voltage boost capacitor connecting pin	0	0		
C1H	-	-	VPP voltage boost capacitor connecting pin	0	0		
C2P	-	-	VPP voltage boost capacitor connecting pin	0	0		
C2N	-	-	VPP voltage boost capacitor connecting pin	0	0		
OSC3	1	1	OSC3 oscillator input or external clock (LVpp level) input pin	-	0		
OSC4	0	0	OSC3 oscillator output pin	-	0		
OSC1	I	I	OSC1 oscillator input or external clock (LVpp level) input pin	0	0		
OSC2	0	0	OSC1 oscillator output pin	0	0		
#RESET	1	I (Pull-up)	Initial reset input pin	0	0		
DCLK *	0	O (H)	On-chip debugger clock output pin	0	0		
ITRS	0	-	Test output (analog signal monitor) pin (Leave the pin open in normal operation.)	-	0		
AIN3	1	_	12-bit ADC general-purpose input pin	_	0		
AIN4	1	_	12-bit ADC general-purpose input pin	_	0		
AIN5	1	-	12-bit ADC general-purpose input pin	_	0		
AIN6	i	_	12-bit ADC general-purpose input pin	_	0		
AIN7	† i	_	12-bit ADC general-purpose input pin		0		
AIN8	† i	_	12-bit ADC general-purpose input pin		0		
P00	1/0	I (Pull-up)	I/O port pin	0	0		
SDI			SPI Ch.0 data input pin	Ŭ	0		
P01	1/0	I (Pull-up)	I/O port pin	0	0		
SDO	_	r (Full-up)	SPI Ch.0 data output pin		U		
SCLN			I <sup>2</sup> C master SCL input/output pin				
SCL	_	-					
P02	_		I <sup>2</sup> C slave SCL input/output pin				
-	1/0	I (Pull-up)	I/O port pin	0	0		
SPICLK	-		SPI Ch.0 clock input/output pin				
SDAN	_		I <sup>2</sup> C master data input/output pin				
SDAS			I <sup>2</sup> C slave data input/output pin				
P03	1/0	I (Pull-up)	I/O port pin	0	0		
#SPISS(	_		SPI Ch.0 slave select signal input pin				
P04	1/0	I (Pull-up)	I/O port pin	0	0		
SIN			UART Ch.0 data input pin				
P05	I/O	I (Pull-up)	I/O port pin	O	0		
SOUT	_		UART Ch.0 data output pin				
P06	I/O	I (Pull-up)	I/O port pin	0	0		
SCLK			UART Ch.0 external clock input pin				
FOUTA	10		Clock output pin				
#BFF	1 8		I <sup>2</sup> C slave bus free request input pin				
P07	I/O	I (Pull-up)	I/O port pin	0	0		
SCLM	1 1/0	]	I <sup>2</sup> C master SCL input/output pin				
SCLS		1	I <sup>2</sup> C slave SCL input/output pin				
P10	I/O	I (Pull-up)	I/O port pin	0	0		
SDAN			I <sup>2</sup> C master data input/output pin		-		
SDAS	_	1	I <sup>2</sup> C slave data input/output pin				
02/10			I				

Table 1.3.4.1 Pin Descriptions

		<b>.</b>		Available (O)/	unavailable (–)
Name	I/O	Default status	Function	S1C17	S1C17
		status		555/955	565/965
P11	I/O	I (Pull-up)	I/O port pin	0	0
SDI1	Т		SPI Ch.1 data input pin		
TOUTA1	0		T16A2 Ch.1 TOUTA signal output pin		
CAPA1	Ι		T16A2 Ch.1 capture trigger signal input pin		
P12 (EXCL0)	I/O	I (Pull-up)	I/O port pin (T16A2 Ch.0 external clock input pin)		0
SDO1	0		SPI Ch.1 data output pin		
P13 (EXCL1)	I/O	I (Pull-up)	I/O port pin (T16A2 Ch.1 external clock input pin)	0	0
SPICLK1	I/O		SPI Ch.1 clock input/output pin		
P14	I/O	I (Pull-up)	I/O port pin	0	0
#SPISS1	Т		SPI Ch.1 slave select signal input pin		
TOUTA0	0		T16A2 Ch.0 TOUTA signal output pin		
CAPA0	Ι		T16A2 Ch.0 capture trigger signal input pin		
P15 (MSCLK)	I/O	I (Pull-up)	I/O port pin (12-bit A/D converter external clock input pin)	0	0
DSIO	I/O	I (Pull-up)	On-chip debugger data input/output pin	0	0
P16	I/O		I/O port pin		
DST2	0	O (L)	On-chip debugger status output pin	0	0
P17	I/O		I/O port pin		
P20	I/O	I (Pull-up)	I/O port pin	0	0
SDI2	Т		SPI16 data input pin		
TOUTA2	0		T16A2 Ch.2 TOUTA signal output pin		
CAPA2	Ι		T16A2 Ch.2 capture trigger signal input pin		
P21	I/O	I (Pull-up)	I/O port pin	0	0
SDO2	0		SPI16 data output pin		
FOUTB	0		Clock output pin		
P22	I/O	I (Pull-up)	I/O port pin	0	0
SPICLK2	I/O		SPI16 clock input/output pin		
REMI	Ι		REMC input pin	-	1
P23 (EXCL2)	I/O	I (Pull-up)	I/O port pin (T16A2 Ch.2 external clock input pin)	0	0
SPISS2	Т		SPI16 slave select signal input pin		
SCLK1	Ι		UART Ch.1 external clock input pin	-	
P24	I/O	I (Pull-up)	I/O port pin	-	0
SIN1	Т		UART Ch.1 data input pin		
TOUTA3	0		T16A2 Ch.3 TOUTA signal output pin		
CAPA3	Ι		T16A2 Ch.3 capture trigger signal input pin		
P25	I/O	I (Pull-up)	I/O port pin	-	0
SOUT1	0		UART Ch.1 data output pin		
REMO	0		REMC output pin		
P26	I/O	I (Pull-up)	I/O port pin	-	0
SCLM	I/O		I <sup>2</sup> C master SCL input/output pin		
SCLS	I/O		I <sup>2</sup> C slave SCL input/output pin		
P27	I/O	I (Pull-up)	I/O port pin	-	0
SDAM	I/O		I <sup>2</sup> C master data input/output pin		
SDAS	I/O		I <sup>2</sup> C slave data input/output pin		

\* The DCLK pin is initialized as an output pin and it outputs L while the #RESET pin is 0 (reset state). When the #RESET pin is set to 1 (reset canceled), the DCLK pin outputs H.

# 2 CPU

The S1C17555/565/955/965 contains the S1C17 Core as its core processor.

The S1C17 Core is a Seiko Epson original 16-bit RISC-type processor.

It features low power consumption, high-speed operation, large address space, main instructions executable in one clock cycle, and a small sized design. The S1C17 Core is suitable for embedded applications such as controllers and sequencers for which an eight-bit CPU is commonly used.

For details of the S1C17 Core, refer to the "S1C17 Family S1C17 Core Manual."

# 2.1 Features of the S1C17 Core

#### Processor type

- Seiko Epson original 16-bit RISC processor
- 0.35-0.15 µm low power CMOS process technology

#### Instruction set

- Code length: 16-bit fixed length
- Number of instructions: 111 basic instructions (184 including variations)
- Execution cycle: Main instructions executed in one cycle
- Extended immediate instructions: Immediate extended up to 24 bits
- · Compact and fast instruction set optimized for development in C language

#### **Register set**

- · Eight 24-bit general-purpose registers
- Two 24-bit special registers
- · One 8-bit special register

#### Memory space and bus

- Up to 16M bytes of memory space (24-bit address)
- Harvard architecture using separated instruction bus (16 bits) and data bus (32 bits)

#### Interrupts

- Reset, NMI, and 32 external interrupts supported
- Address misaligned interrupt
- Debug interrupt
- · Direct branching from vector table to interrupt handler routine
- Programmable software interrupts with a vector number specified (all vector numbers specifiable)

#### **Power saving**


- HALT (halt instruction)
- SLEEP (slp instruction)

#### **Coprocessor interface**

- 16-bit × 16-bit multiplier
- 16-bit ÷ 16-bit divider
- 16-bit × 16-bit + 32-bit multiply and accumulation unit

# 2.2 CPU Registers

The S1C17 Core contains eight general-purpose registers and three special registers.



#### General-purpose registers

bi	bit 0	)
7 [	R7	
6 [	R6	
5	R5	
4	R4	
3	R3	
2	R2	
1 [	R1	
0	R0	

Figure	221	Registers
riguie	2.2.1	negisiers

# 2.3 Instruction Set

The S1C17 Core instruction codes are all fixed to 16 bits in length which, combined with pipelined processing, allows most important instructions to be executed in one cycle. For details, refer to the "S1C17 Family S1C17 Core Manual."

Classification		Mnemonic	Function
Data transfer	ld.b	%rd,%rs	General-purpose register (byte) $\rightarrow$ general-purpose register (sign-extended)
		%rd,[%rb]	Memory (byte) $\rightarrow$ general-purpose register (sign-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) $\rightarrow$ general-purpose register (sign-extended)
		%rd,[imm7]	Memory (byte) $\rightarrow$ general-purpose register (sign-extended)
		[%rb],%rs	General-purpose register (byte) $\rightarrow$ memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (byte) $\rightarrow$ stack
		[imm7],%rs	General-purpose register (byte) $\rightarrow$ memory
	ld.ub	%rd,%rs	General-purpose register (byte) $\rightarrow$ general-purpose register (zero-extended)
		%rd,[%rb]	Memory (byte) $\rightarrow$ general-purpose register (zero-extended)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (byte) $\rightarrow$ general-purpose register (zero-extended)
		%rd,[imm7]	Memory (byte) $\rightarrow$ general-purpose register (zero-extended)
	ld	%rd,%rs	General-purpose register (16 bits) $\rightarrow$ general-purpose register
		%rd,sign7	Immediate $\rightarrow$ general-purpose register (sign-extended)
		%rd,[%rb]	Memory (16 bits) $\rightarrow$ general-purpose register
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		%rd,-[%rb]	
		%rd,[%sp+imm7]	Stack (16 bits) $\rightarrow$ general-purpose register
		%rd,[imm7]	Memory (16 bits) $\rightarrow$ general-purpose register
		[%rb],%rs	General-purpose register (16 bits) $\rightarrow$ memory
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (16 bits) $\rightarrow$ stack
		[imm7],%rs	General-purpose register (16 bits) $\rightarrow$ memory
	ld.a	%rd,%rs	General-purpose register (24 bits) $\rightarrow$ general-purpose register
		%rd,imm7	Immediate $\rightarrow$ general-purpose register (zero-extended)

Classification		Inemonic	Function
Data transfer	ld.a	%rd, [%rb]	Memory (32 bits) $\rightarrow$ general-purpose register (*1)
		%rd,[%rb]+	Memory address post-increment, post-decrement, and pre-decrement
		%rd,[%rb]-	functions can be used.
		8rd,-[8rb]	
		%rd,[%sp+imm7]	Stack (32 bits) $\rightarrow$ general-purpose register (*1)
		%rd,[imm7]	Memory (32 bits) $\rightarrow$ general-purpose register (*1)
		[%rb],%rs	General-purpose register (32 bits, zero-extended) $\rightarrow$ memory (*1)
		[%rb]+,%rs	Memory address post-increment, post-decrement, and pre-decrement
		[%rb]-,%rs	functions can be used.
		-[%rb],%rs	
		[%sp+imm7],%rs	General-purpose register (32 bits, zero-extended) $\rightarrow$ stack (*1)
		[imm7],%rs	General-purpose register (32 bits, zero-extended) $\rightarrow$ memory (*1)
		%rd,%sp	$SP \rightarrow general-purpose register$
		%rd, %pc	$PC \rightarrow general-purpose register$
		%rd, [%sp]	Stack (32 bits) $\rightarrow$ general-purpose register (*1)
		%rd,[%sp]+	Stack pointer post-increment, post-decrement, and pre-decrement functions
		%rd,[%sp]-	can be used.
		%rd,-[%sp]	
		[%sp],%rs	General-purpose register (32 bits, zero-extended) $\rightarrow$ stack (*1)
		[%sp]+,%rs	Stack pointer post-increment, post-decrement, and pre-decrement functions
		[%sp]-,%rs	can be used.
		-[%sp],%rs	
		%sp, %rs	General-purpose register (24 bits) $\rightarrow$ SP
		%sp,imm7	Immediate $\rightarrow$ SP
nteger arithmetic	add	%rd, %rs	16-bit addition between general-purpose registers
peration	add/c	010,015	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
peration	add/c add/nc	-	Supports containonal execution (/c. executed if $C = 1$ , /iic. executed if $C = 0$ ).
	add	<pre>%rd,imm7</pre>	16 bit addition of general purpose register and immediate
	add.a		16-bit addition of general-purpose register and immediate
		\$rd, \$rs	24-bit addition between general-purpose registers
	add.a/c	-	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	add.a/nc	0	
	add.a	%sp,%rs	24-bit addition of SP and general-purpose register
		%rd,imm7	24-bit addition of general-purpose register and immediate
		%sp,imm7	24-bit addition of SP and immediate
	adc	\$rd, \$rs	16-bit addition with carry between general-purpose registers
	adc/c	_	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	adc/nc		
	adc	%rd,imm7	16-bit addition of general-purpose register and immediate with carry
	sub	%rd,%rs	16-bit subtraction between general-purpose registers
	sub/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	sub/nc		
	sub	%rd,imm7	16-bit subtraction of general-purpose register and immediate
	sub.a	%rd,%rs	24-bit subtraction between general-purpose registers
	sub.a/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	sub.a/nc		
	sub.a	%sp,% <i>rs</i>	24-bit subtraction of SP and general-purpose register
		%rd,imm7	24-bit subtraction of general-purpose register and immediate
		%sp, <i>imm</i> 7	24-bit subtraction of SP and immediate
	sbc	%rd,%rs	16-bit subtraction with carry between general-purpose registers
	sbc/c	]	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	sbc/nc	1	, ,
	sbc	%rd,imm7	16-bit subtraction of general-purpose register and immediate with carry
	cmp	%rd, %rs	16-bit comparison between general-purpose registers
	cmp/c	1	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	cmp/nc	1	
	cmp	%rd,sign7	16-bit comparison of general-purpose register and immediate
	cmp.a	%rd, %rs	24-bit comparison between general-purpose registers
		010,010	
	cmp.a/c	-	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	cmp.a/nc		
	cmp.a	%rd,imm7	24-bit comparison of general-purpose register and immediate
			16-bit comparison with carry between general-purpose registers
	CMC	%rd,%rs	To-bit compansion with carry between general-purpose registers
	cmc cmc/c	*rd, *rs	Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
		*rd, *rs	

Classification		Mnemonic	Function
Logical operation	and	%rd,%rs	Logical AND between general-purpose registers
	and/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	and/nc		
	and	%rd,sign7	Logical AND of general-purpose register and immediate
	or	%rd,%rs	Logical OR between general-purpose registers
	or/c		Supports conditional execution (/c: executed if C = 1, /nc: executed if C = 0).
	or/nc		
	or	%rd,sign7	Logical OR of general-purpose register and immediate
	xor	%rd,%rs	Exclusive OR between general-purpose registers
	xor/c		Supports conditional execution (/c: executed if $C = 1$ , /nc: executed if $C = 0$ ).
	xor/nc		
	xor	%rd,sign7	Exclusive OR of general-purpose register and immediate
	not	%rd,%rs	Logical inversion between general-purpose registers (1's complement)
	not/c		Supports conditional execution (/c: executed if C = 1, /nc: executed if C = 0).
	not/nc		
	not	%rd,sign7	Logical inversion of general-purpose register and immediate (1's complement)
Shift and swap	sr	%rd,%rs	Logical shift to the right with the number of bits specified by the register
		%rd,imm7	Logical shift to the right with the number of bits specified by immediate
	sa	%rd,%rs	Arithmetic shift to the right with the number of bits specified by the register
		%rd,imm7	Arithmetic shift to the right with the number of bits specified by immediate
	sl	%rd,%rs	Logical shift to the left with the number of bits specified by the register
		%rd,imm7	Logical shift to the left with the number of bits specified by immediate
	swap	%rd,%rs	Bytewise swap on byte boundary in 16 bits
mmediate extension	-	imm13	Extend operand in the following instruction
Conversion	cv.ab	%rd,%rs	Converts signed 8-bit data into 24 bits
	cv.as	%rd,%rs	Converts signed 16-bit data into 24 bits
	cv.al	%rd,%rs	Converts 32-bit data into 24 bits
	cv.la	%rd,%rs	Converts 24-bit data into 32 bits
	cv.ls	%rd,%rs	Converts 16-bit data into 32 bits
Branch	jpr	sign10	PC relative jump
Dianon	jpr.d	%rb	Delayed branching possible
	jpi.u jpa	imm7	Absolute jump
	jpa.d	%rb	Delayed branching possible
	jpa.u jrgt	sign7	
		Sign	PC relative conditional jump Branch condition: !Z & !(N ^ V)
	jrgt.d	sign7	Delayed branching possible PC relative conditional immediate Preach conditions ((NAA))
	jrge irgo d	Signi	PC relative conditional jump Branch condition: !(N ^ V)
	jrge.d		Delayed branching possible
	jrlt	sign7	PC relative conditional jump Branch condition: N ^ V
	jrlt.d		Delayed branching possible
	jrle	sign7	PC relative conditional jump Branch condition: Z   N ^ V
	jrle.d		Delayed branching possible
	jrugt	sign7	PC relative conditional jump Branch condition: !Z & !C
	jrugt.d		Delayed branching possible
	jruge	sign7	PC relative conditional jump Branch condition: !C
	jruge.d		Delayed branching possible
	jrult	sign7	PC relative conditional jump Branch condition: C
	jrult.d		Delayed branching possible
	jrule	sign7	PC relative conditional jump Branch condition: Z   C
	jrule.d		Delayed branching possible
	jreq	sign7	PC relative conditional jump Branch condition: Z
	jreq.d		Delayed branching possible
	jrne	sign7	PC relative conditional jump Branch condition: !Z
	jrne.d		Delayed branching possible
	call	sign10	PC relative subroutine call
	call.d	%rb	Delayed call possible
	calla	imm7	Absolute subroutine call
	calla.d	%rb	Delayed call possible
	ret		Return from subroutine
	ret.d		Delayed return possible
	int	imm5	Software interrupt
	intl	imm5,imm3	Software interrupt with interrupt level setting
	reti	111110, 1111110	Return from interrupt handling
	reti.d		
		+	Delayed call possible
	brk		Debug interrupt

Classification	N	Inemonic	Function
Branch	retd		Return from debug processing
System control	nop		No operation
	halt		HALT mode
	slp		SLEEP mode
	ei		Enable interrupts
	di		Disable interrupts
Coprocessor control	ld.cw	%rd,%rs	Transfer data to coprocessor
		%rd,imm7	
	ld.ca	%rd,%rs	Transfer data to coprocessor and get results and flag statuses
		%rd,imm7	
ld.cf %rd, %rs		%rd,%rs	Transfer data to coprocessor and get flag statuses
		%rd,imm7	

\*1 The ld.a instruction accesses memories in 32-bit length. During data transfer from a register to a memory, the 32-bit data in which the eight high-order bits are set to 0 is written to the memory. During reading from a memory, the eight high-order bits of the read data are ignored.

The symbols in the above table each have the meanings specified below.

Symbol	Description
%rs	General-purpose register, source
%rd	General-purpose register, destination
[%rb]	Memory addressed by general-purpose register
[%rb]+	Memory addressed by general-purpose register with address post-incremented
[%rb]-	Memory addressed by general-purpose register with address post-decremented
-[%rb]	Memory addressed by general-purpose register with address pre-decremented
%sp	Stack pointer
[%sp],[%sp+ <i>imm</i> 7]	Stack
[%sp]+	Stack with address post-incremented
[%sp]-	Stack with address post-decremented
-[%sp]	Stack with address pre-decremented
imm3,imm5,imm7,imm13	Unsigned immediate (numerals indicating bit length)
sign7,sign10	Signed immediate (numerals indicating bit length)

Table 2.3.2	Symbol	Meanings
-------------	--------	----------

# 2.4 Reading PSR

The S1C17555/565/955/965 includes the MISC\_PSR register for reading the contents of the PSR (Processor Status Register) in the S1C17 Core. Reading the contents of this register makes it possible to check the contents of the PSR using the application software. Note that data cannot be written to the PSR.

### PSR Register (MISC\_PSR)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
PSR Register	0x532c	D15–8	-	reserved	Γ	_		-	-	0 when being read.	
(MISC_PSR)	(16 bits)	D7–5	PSRIL[2:0]	PSR interrupt level (IL) bits 0x0 to 0x7 0:		0x0	R				
		D4	PSRIE	PSR interrupt enable (IE) bit	1	1 (enable)	0	0 (disable)	0	R	
		D3	PSRC	PSR carry (C) flag 1 1 (set) 0 0 (cleared) 0		0	R				
		D2	PSRV	PSR overflow (V) flag	1	1 (set)	0	0 (cleared)	0	R	
		D1	PSRZ	PSR zero (Z) flag	1	1 (set)	0	0 (cleared)	0	R	
		D0	PSRN	PSR negative (N) flag	1	1 (set)	0	0 (cleared)	0	R	

#### D[15:8] Reserved

#### D[7:5] PSRIL[2:0]: PSR Interrupt Level (IL) Bits

The value of the PSR IL (interrupt level) bits can be read out. (Default: 0x0)

#### D4 PSRIE: PSR Interrupt Enable (IE) Bit

The value of the PSR IE (interrupt enable) bit can be read out.

- 1 (R): 1 (interrupt enabled)
- 0 (R): 0 (interrupt disabled) (default)

D3 PSRC: PSR Carry (C) Flag Bit The value of the PSR C (carry) flag can be read out. 1 (R): 1 0 (R): 0 (default) D2 PSRV: PSR Overflow (V) Flag Bit The value of the PSR V (overflow) flag can be read out. 1 (R): 1 0 (R): 0 (default) D1 PSRZ: PSR Zero (Z) Flag Bit The value of the PSR Z (zero) flag can be read out. 1 (R): 1 0 (R): 0 (default) D0 **PSRN: PSR Negative (N) Flag Bit** The value of the PSR N (negative) flag can be read out. 1 (R): 1 0 (R): 0 (default)

# 2.5 Processor Information

The S1C17555/565/955/965 has the IDIR register shown below that allows the application software to identify CPU core type.

## Processor ID Register (IDIR)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Processor ID Register (IDIR)	0xffff84 (8 bits)	D7–0		Processor ID 0x10: S1C17 Core	0x10	0x10	R	

This is a read-only register that contains the ID code to represent a processor model. The S1C17 Core's ID code is 0x10.

# 3 Memory Map, Bus Control

Figure 3.1 shows the S1C17555/565/955/965 memory map.

				Peripheral function	(Device size)
0xff ffff	Beserved for core I/O area		0x6060-0x6fff	reserved	-
			0x6040-0x605f	16-bit SPI	(16 bits)
0xff fc00	(1K bytes)	/	0x6000-0x603f	reserved	_
0xff fbff		1 /			
0x0c 3000	reserved		0x5900-0x5fff	reserved	_
0x0c 2fff		1 /		FSA Host-IF registers *2	(32 bits)
		/	0x5520-0x57ff	U U	_
	Internal RAM area 2 (RAM2/FSA RAM)	/	0x5500-0x551f	12-bit A/D converter *1	(16 bits)
	(12K bytes)	/	0x5480-0x54ff	Flash controller	(16 bits)
	(Device size: 32 bits)		0x5400-0x547f	16-bit PWM timer Ch.0-3	(16 bits)
		/	0x5360-0x53ff	reserved	_
0x0c 0000		/	0x5340-0x535f	IR remote controller *1	(16 bits)
0x0b ffff			0x5320-0x533f		(16 bits)
0x02 8000	reserved		0x52c0-0x531f	0	_
0x02 7fff		1 /	0x52a0-0x52bf		(8 bits)
			0x5280-0x529f	reserved	_
			0x5200-0x527f	P ports	(8 bits)
			0x5140-0x51ff		_
	Flash area		0x5120-0x513f	Power generator *1	(8 bits)
	(128K bytes)		0x50a0-0x511f	0	_
	(Device size: 16 bits)		0x5060-0x509f	Clock generator	(8 bits)
	()		0x5040-0x505f	Watchdog timer	(8 bits)
			0x5020-0x503f	Stopwatch timer	(8 bits)
			0x5000-0x501f	Clock timer	(8 bits)
0x00 8000	Vector table	1/			
0x00 7fff		1/	0x43a0-0x4fff	reserved	_
0x00 7000	reserved	V	0x4380-0x439f	8-bit SPI Ch.1	(16 bits)
0x00 6fff			0x4360-0x437f	I <sup>2</sup> C slave	(16 bits)
			0x4340-0x435f	I <sup>2</sup> C master	(16 bits)
	Internal parinharal area		0x4320-0x433f	8-bit SPI Ch.0	(16 bits)
	Internal peripheral area		0x42e0-0x431f	Interrupt controller	(16 bits)
	(12K bytes)		0x4280-0x42df	Fine mode 16-bit timer Ch.	1 (16 bits)
			0x4220-0x427f	16-bit timer Ch.0–2	(16 bits)
0x00 4000			0x4200-0x421f	Fine mode 16-bit timer Ch.	0 (16 bits)
0x00 3fff		Ν	0x4140-0x41ff	reserved	_
0x00 1000			0x4120-0x413f	UART Ch.1 *1	(8 bits)
0x00 0fff 0x00 0fc0	Dobug RAM area (64 bytes)		0x4100-0x411f	UART Ch.0	(8 bits)
UXUU UICU			0x4040-0x40ff	reserved	-
	Internal RAM area (RAM1)		0x4020-0x403f	MISC registers	(8 bits)
	(4K bytes)		0x4000-0x401f	reserved	-
	(Device size: 32 bits)			*1 Available only for \$	S1C17565/965
0x00 0000				*2 Available only for S	
		•		,	



# 3.1 Bus Cycle

The CPU uses the system clock for bus access operations. For more information on the system clock, see "System Clock Switching" in the "Clock Generator (CLG)" chapter.

Note that the Flash area and other areas require different number of system clocks for one bus cycle as follows:

Instruction/data read from areas other than the Flash area:

One system clock per one bus cycle

Instruction read from the Flash area:

One to three system clocks or equivalent per one bus cycle

Data read from the Flash area:

Two to four system clocks per one bus cycle

Furthermore, the number of bus accesses depends on the CPU instruction (access size) and device size.

Device size	CPU access size	Number of bus accesses
8 bits	8 bits	1
	16 bits	2
	32 bits*	4
16 bits	8 bits	1
	16 bits	1
	32 bits*	2
32 bits	8 bits	1
	16 bits	1
	32 bits*	1

Table 3.1.1 Number of Bus Accesses

\* Handling the eight high-order bits during 32-bit accesses

The size of the S1C17 Core general-purpose registers is 24 bits.

During writing, the eight high-order bits are written as 0. During reading from a memory, the eight high-order bits are ignored. However, the stack operation in an interrupt handling reads/writes 32-bit data that consists of the PSR value as the high-order 8 bits and the return address as the low order 24 bits.

For more information, refer to the "S1C17 Core Manual."

## 3.1.1 Restrictions on Access Size

The peripheral modules can be accessed with an 8-bit, 16-bit, or 32-bit instruction. However, reading for an unnecessary register may change the peripheral module status and it may cause a problem. Therefore, use the appropriate instructions according to the device size.

## 3.1.2 Restrictions on Instruction Execution Cycles

An instruction fetch and a data access are not performed simultaneously under one of the conditions listed below. This prolongs the instruction fetch cycle for the number of data area bus cycles.

- When the S1C17555/565/955/965 executes the instruction stored in the Flash area and accesses data in the Flash area
- When the S1C17555/565/955/965 executes the instruction stored in the internal RAM area and accesses data in the internal RAM area

# 3.2 Flash Area

## 3.2.1 Embedded Flash Memory

The 128K-byte area from address 0x8000 to address 0x27fff contains a Flash memory (2K bytes  $\times$  64 sectors) for storing application programs and data. Address 0x8000 is defined as the vector table base address, therefore a vector table (see "Vector Table" in the "Interrupt Controller (ITC)" chapter) must be placed from the beginning of the area. The vector table base address can be modified with the MISC\_TTBRL/MISC\_TTBRH registers.

## 3.2.2 Flash Programming

The S1C17555/565/955/965 supports on-board programming of the Flash memory, it makes it possible to program the Flash memory with the application programs/data by using the debugger through an ICDmini. The Flash memory supports sector erase method.

For the Flash programming using the debugger, see the "S5U1C17001C Manual" included in the S1C17 Family C Compiler Package. For the self-programming controlled by the user program, please contact Seiko Epson.

## 3.2.3 Protect Bits

In order to protect the memory contents, the Flash memory provides two protection features, write protection and data read protection, that can be configured for every 16K-byte areas. The write protection disables writing data to the configured area and erasing the sectors (except the sector that includes the protect bits).

The data-read protection disables reading data from the configured area (the read value is always 0x0000). However, it does not disable the instruction fetch operation by the CPU.

The Flash memory provides the protect bits listed below. Program the protect bit corresponding to the area to be protected to 0.

The protection can only be disabled using the debugger.

#### **Flash Protect Bits**

Address	Bit	Function	Setting			Init.	R/W	Remarks	
0x27ffc	D15–8	reserved		-				-	
(16 bits)	D7	reserved		1			1	R/W	Always set to 1.
	D6	Flash write-protect bit for 0x20000–0x23fff	1	Writable	0	Protected	1	R/W	
	D5	Flash write-protect bit for 0x1c000–0x1ffff	1	Writable	0	Protected	1	R/W	
	D4	Flash write-protect bit for 0x18000–0x1bfff	1	Writable	0	Protected	1	R/W	
	D3	Flash write-protect bit for 0x14000–0x17fff	1	Writable	0	Protected	1	R/W	
[	D2	Flash write-protect bit for 0x10000–0x13fff	1	Writable	0	Protected	1	R/W	
	D1	Flash write-protect bit for 0xc000–0xffff	1	Writable	0	Protected	1	R/W	
	D0	Flash write-protect bit for 0x8000–0xbfff	1	Writable	0	Protected	1	R/W	
0x27ffe	D15–8	reserved		-	-		-	-	
(16 bits)	D7	Flash data-read-protect bit for 0x24000–0x27fff	1	Readable	0	Protected	1	R/W	
	D6	Flash data-read-protect bit for 0x20000–0x23fff	1	Readable	0	Protected	1	R/W	
	D5	Flash data-read-protect bit for 0x1c000–0x1ffff	1	Readable	0	Protected	1	R/W	
	D4	Flash data-read-protect bit for 0x18000–0x1bfff	1	Readable	0	Protected	1	R/W	
	D3	Flash data-read-protect bit for 0x14000–0x17fff	1	Readable	0	Protected	1	R/W	
[	D2	Flash data-read-protect bit for 0x10000–0x13fff	1	Readable	0	Protected	1	R/W	]
[	D1	Flash data-read-protect bit for 0xc000–0xffff	1	Readable	0	Protected	1	R/W	
	D0	reserved		-	1		1	R/W	Always set to 1.

Notes: • Be sure not to locate the area with data-read protection into the .data and .rodata sections.

• Be sure to set D0 of address 0x27ffe to 1. If it is set to 0, the program cannot be booted.

## 3.2.4 Flash Memory Read Wait Cycle Setting

In order to read data from the Flash memory properly, set the appropriate number of wait cycles according to the system clock frequency using the RDWAIT[1:0]/FLASHC\_WAIT register.

### FLASHC Read Wait Control Register (FLASHC\_WAIT)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
FLASHC Read	0x54b0	D15–2	-	reserved	-	-	-	-	0 when being read.
Wait Control	(16 bits)	D1–0	RDWAIT	Flash read wait cycle	RDWAIT[1:0]	Wait	0x3	R/W	
Register			[1:0]		0x3	2 wait	1		
(FLASHC_					0x2	1 wait			
WAIT)					0x1	No wait			
					0x0	reserved			

#### D[1:0] RDWAIT[1:0]: Flash Read Wait Cycle Bits

Sets the number of wait cycles for reading from the Flash memory. One wait insertion prolongs bus cycles by one system clock cycle. For the configurable wait cycles, see the "Electrical Characteristics" chapter.

Bus cycle when "no wait" is selected Instruction read: 1 bus cycle = 1 system clock cycle or equivalent Data read: 1 bus cycle = 2 system clock cycles

**Note**: Be sure to avoid setting a number of wait cycles that exceeds the maximum allowable system clock frequency, as it may cause a malfunction.

## 3.3 Internal RAM Area

### 3.3.1 Embedded RAM

The S1C17555/565/955/965 contains RAM1 in the 4K-byte area from address 0x0 to address 0xfff and RAM2 in the 12K-byte area from address 0xc0000 to address 0xc2fff. The RAM allows high-speed execution of the instruction codes copied into it as well as storing variables and other data.

- **Notes:** The RAM2 of the S1C17955/965 is reserved for the FSA. It can not be used as a generalpurpose RAM when the FSA is used.
  - The 64-byte area at the end of the RAM1 (0xfc0–0xfff) is reserved for the on-chip debugger. When using the debug functions under application development, do not access this area from the application program.

This area can be used for applications of mass-produced devices that do not need debugging.

The S1C17555/565/955/965 enables the RAM1 size used to apply restrictions to 4KB, 2KB, 1KB, or 512B. For example, when using the S1C17555/565/955/965 to develop an application for a built-in ROM model, you can set the RAM1 size to match the embedded RAM of the target model, preventing creating programs that seek to access areas outside the RAM areas of the target product. The RAM1 size is selected using IRAMSZ[2:0]/MISC\_IRAMSZ register.

## IRAM Size Register (MISC\_IRAMSZ)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
IRAM Size	0x5326	D15–9	-	reserved	_		-	-	0 when being read.
Register	(16 bits)	D8	DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7	-	reserved	-	-	-	-	0 when being read.
		D6–4	IRAMACTSZ	IRAM actual size	0x2 (=	4KB)	0x2	R	
			[2:0]						
		D3	-	reserved	-	-	-	-	0 when being read.
		D2-0	IRAMSZ[2:0]	IRAM size select	IRAMSZ[2:0]	Size	0x2	R/W	
					0x7-0x6	reserved			
					0x5	512B			
					0x4	1KB			
					0x3	2KB			
					0x2	4KB			
					0x1-0x0	reserved			

#### D[6:4] IRAMACTSZ[2:0]: IRAM Actual Size Bits

Indicates the actual internal RAM size embedded. (Default: 0x2)

#### D[2:0] IRAMSZ[2:0]: IRAM Size Select Bits

Selects the internal RAM size used.

Table 3.3.1.1 Selecting Internal RAW Size							
IRAMSZ[2:0]	Internal RAM size						
0x7–0x6	Reserved						
0x5	512B						
0x4	1KB						
0x3	2KB						
0x2	4KB						
0x1–0x0	Reserved						

Table 2.2.1.1 Colocting Internal RAM Size

(Default: 0x2)

**Note:** The MISC\_IRAMSZ register is write-protected. The write-protection must be overridden by writing 0x96 to the MISC\_PROT register. Note that the MISC\_PROT register should normally be set to a value other than 0x96, except when writing to the MISC\_IRAMSZ register. Unnecessary programs may result in system malfunctions.

# 3.4 Internal Peripheral Area

The I/O and control registers for the internal peripheral modules shown below are located in the 12K-byte area beginning with address 0x4000.

For details of each control register, see the I/O register list in Appendix or description for each peripheral module.

- MISC register (MISC, 8-bit device)
- UART (UART, 8-bit device)
- Fine mode 16-bit timers (T16F, 16-bit device)
- 16-bit timers (T16, 16-bit device)
- Interrupt controller (ITC, 16-bit device)
- 8-bit SPI (SPI, 16-bit device)
- I<sup>2</sup>C master (I2CM, 16-bit device)
- I<sup>2</sup>C slave (I2CS, 16-bit device)
- Clock timer (CT, 8-bit device)
- Stopwatch timer (SWT, 8-bit device)
- Watchdog timer (WDT, 8-bit device)
- Clock generator (CLG, 8-bit device)
- Power generator (VD1, 8-bit device) Available only for S1C17565/965
- I/O port & port MUX (P, 8-bit device)
- MISC register (MISC, 16-bit device)
- IR remote controller (REMC, 16-bit device) Available only for S1C17565/965
- 16-bit PWM timers (T16A2, 16-bit device)
- Flash controller (FLASHC, 16-bit device)
- 12-bit A/D converter (ADC12SA2, 16-bit device) Available only for S1C17565/965
- FSA Host-IF registers (FSA, 32-bit device) Available only for S1C17955/965
- 16-bit SPI (SPI16, 16-bit device)

# 3.5 S1C17 Core I/O Area

The 1K-byte area from address 0xfffc00 to address 0xffffff is the I/O area for the CPU core in which the I/O registers listed in the table below are located.

Peripheral	Address	Register name		Function
S1C17 Core I/O	0xffff84	IDIR Processor ID Register		Indicates the processor ID.
	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.
	0xffffa0	DCR Debug Control Register		Debug control
	0xfffb4	IBAR1	Instruction Break Address Register 1	Instruction break address #1 setting
	0xfffb8	IBAR2	Instruction Break Address Register 2	Instruction break address #2 setting
	0xfffbc	IBAR3	Instruction Break Address Register 3	Instruction break address #3 setting
	0xffffd0	IBAR4	Instruction Break Address Register 4	Instruction break address #4 setting

Table 3.5.1 I/O Map (S1C17 Core I/O Area)

See "Processor Information" in the "CPU" chapter for more information on IDIR. See the "On-chip Debugger (DBG)" chapter for more information on other registers.

This area includes the S1C17 Core registers, in addition to those described above. For more information on these registers, refer to the "S1C17 Core Manual."

# **4** Power Supply

# 4.1 Core Power Supply Voltage (LVDD)

The CPU core and internal logic circuits operate with a voltage supplied between the LVDD and Vss pins. Supply a voltage within the range shown below to the LVDD pins with the Vss pins as the GND level.

 $LV_{DD} = 1.65 V$  to 1.95 V (Vss = GND)

The S1C17555/565/955/965 provides two or more LVDD and Vss pins. Do not leave any power supply pins open and be sure to connect them to + power source and GND.

The S1C17565/965 is able to operate with a 2.0 V to 3.6 V (3.1 V to 3.6 V when the analog circuit or Flash programming power supply is used) single power supply. In this case, the core power voltage can be generated using the embedded 1.8 V regulator and supplied as the LVDD voltage.

# 4.2 I/O Power Supply Voltage (HVDD)

The HVDD voltage is used for interfacing with external I/O signals. Supply a voltage within the range shown below to the HVDD pins with the Vss pins as the GND level.

HVDD = 1.65 V to 3.6 V (Vss = GND)

The S1C17555/565/955/965 provides two or more HVDD pins. Do not leave any power supply pins open and be sure to connect them to the power source.

Note: When an external clock is input to the OSC3 or OSC1 pin, the clock signal level must be LVDD.

# 4.3 Analog Power Supply Voltage (AVDD) [S1C17565/965]

AVDD is the power supply voltage for the S1C17565/965 internal analog circuits. Connecting a power supply isolated from HVDD to the AVDD pin eliminates effects due to noise generated by digital circuits, allowing the analog circuit to measure with high accuracy. Supply a voltage within the range shown below to the AVDD pins with the AVss pins as the GND level.

 $AV_{DD} = 2.7 V$  to 3.6 V ( $AV_{SS} = GND$ )

Note: When the analog circuit (12-bit A/D converter) is not used, supply a voltage same as the HVDD level to the AVDD and VINA pins.

The S1C17565/965 can also generate the AVDD voltage with an internal regulator (VINA = 3.1 V to 3.6 V). To perform measurement with high accuracy, design the AVDD trace on the printed circuit board so that noise will not affect the AVDD power line.

# 4.4 Flash Programming Power Supply Voltage (VPP)

The VPP voltage is used for erasing/programming the embedded Flash memory. Supply a voltage shown below to the VPP pin with the Vss pins as the GND level to program the Flash memory.

 $V_{PP} = 7.5 V (V_{SS} = GND)$ 

Note: Leave the VPP pin open during normal operation.

The S1C17565/965 can also generate the VPP voltage with an internal regulator (2.4 V to 3.6 V input) and a voltage booster circuit.

# 4.5 Embedded Regulators

## 4.5.1 LVDD Regulator [S1C17565/965]

The S1C17565/965 includes an LVDD regulator that allows use of a single power supply for IC operations.

Regulator input (VINL): 2.0 V to 3.6 V

Regulator output (LVDD): 1.8 V

When the LVDD regulator is used, supply a voltage within the range shown above to the VINL pin. Also the same voltage should be supplied to the REGEN pin to enable the regulator to operate. The LVDD regulator generates an LVDD voltage and supplies it to the core and internal circuits.

For power supply connection examples, see the "Basic External Connection Diagram" chapter.

The LVDD regulator supports economy mode (power saving mode) to reduce current consumption in the regulator during low-speed (32 kHz) operation or standby mode (HALT or SLEEP).

## 4.5.2 AVDD Regulator [S1C17565/965]

The S1C17565/965 includes an AVDD regulator to generate the operating voltage for the internal analog circuits.

Regulator input (VINA): 3.1 V to 3.6 V

Regulator output (AVDD): 2.8 V

The internal power supply for the analog circuits and the AVDD pin status can be controlled using the ADC12\_ACTL register as follows:

	, 0 0	0				
Control condition	ADC12_ACTL register settings					
Control condition	RG_BE (D3)	RG_CE (D2)				
AVDD supplied externally	0	0				
AVDD generated internally	1	1				
12-bit A/D converter not used *	0	0				

Table 4.5.2.1 Internal Power Supply Register Settings for Analog Circuits

\* When the analog circuits are not used, set the AVDD and VINA pins to the same voltage level as HVDD.

For power supply connection examples, see the "Basic External Connection Diagram" chapter.

Note: The AVDD regulator output cannot be supplied to external devices through the AVDD pin.

## 4.5.3 VPP Regulator/Booster

The S1C17555/565/955/965 includes a VPP regulator/booster circuit for internally generating the VPP voltage to erase/program the Flash memory.

Regulator input (VINP): 2.4 V to 3.6 V Regulator output (VPP): 7.5 V

When the VPP regulator/booster circuit is used, supply a voltage within the range shown above to the VINP pin. The voltage booster requires external capacitors. Connect a capacitor with appropriate capacitance between the C1P and C1N pins, between the C1H pin and Vss, between the C2P and C2N pins, and the VPP pin and Vss. For connection diagram and recommended capacitance values, see the "Basic External Connection Diagram" chapter.

The VPP regulator/booster circuit can be controlled via the Flash programming function in the debugger or the selfprogramming module. For the Flash programming using the debugger, see the "S5U1C17001C Manual" included in the S1C17 Family C Compiler Package. For the self-programming controlled by the user program, please contact Seiko Epson.

# 4.6 Control Register Details [S1C17565/965]

Table 4.0.1 Tower Control negisters									
Address		Register name	Function						
0x5121	VD1_CTL	VD1 Control Register	Controls the regulator operation mode.						
0x550a	ADC12_ACTL	ADC12SA2 Power Control Register	Controls ADC12SA2 power supply.						

Table 4.6.1 Power Control Registers

The power control registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### VD1 Control Register (VD1\_CTL)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
VD1 Control	0x5121	D7–2	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D1–0	VD1ECO	Regulator operation mode select	VD1ECO[1:0]	Mode	0x0	R/W	
(VD1_CTL)			[1:0]		0x3	reserved			
					0x2	Auto-control			
S1C17565/965					0x1	Economy			
					0x0	Normal			

### D[7:2] Reserved

### D[1:0] VD1ECO[1:0]: Regulator Operation Mode Select Bits [S1C17565/965]

Sets the operation mode of the embedded regulator.

hable heiz hegulater operation mede								
VD1ECO[1:0]	Operation mode							
0x3	Reserved							
0x2	Auto-control mode							
0x1	Economy (power saving) mode							
0x0	Normal mode							

Table 4.6.2 Regulator Operation Mode

(Default: 0x0)

For normal operation (while the IC is operating with a clock other than OSC1), set VD1ECO[1:0] to 0x0 (default).

Setting VD1ECO[1:0] to 0x1 places the regulator into economy mode. The economy mode can reduce current consumption, note, however, that the regulator may become unstable due to changes of load that cannot be responded. The regulator should be set to economy mode before the slp instruction is executed.

Setting VD1ECO[1:0] to 0x2 places the regulator into auto-control mode. In this mode, the hardware automatically performs switching between normal mode and economy mode according to changes of load. The regulator enters economy mode when both IOSC and OSC3 are stopped or when the IC enters SLEEP mode, or enters normal mode otherwise.

While the IC is operating with a high-speed clock (other than OSC1), the regulator should not be set to economy mode, as the regulator output voltage may become unstable. Even if the IC is operating with OSC1, set the regulator to normal mode when driving a heavy load such as a lamp or buzzer.

### ADC12SA2 Power Control Register (ADC12\_ACTL)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
ADC12SA2	0x550a	D15–4	-	reserved		-	_		-	-	0 when being read.
Power Control	(16 bits)										_
Register		D3	RG_BE	Reference voltage source enable	1	Enable	0	Disable	0	R/W	
(ADC12_ACTL)		D2	RG_CE	AVDD enable	1	Enable	0	Disable	0	R/W	
		D1–0	-	reserved		-	_		-	-	0 when being read.
S1C17565/965											, i i i i i i i i i i i i i i i i i i i

Note: Make sure that CTLEN/ADC12\_CTL0 register is set to 0 and MSBUSY/ADC12\_CTL1 is set to 0 before altering this register.

#### D[15:4] Reserved

#### 4 POWER SUPPLY

### D3 RG\_BE: Reference Voltage Source Enable Bit [S1C17565/965]

Enables or disables the internal reference voltage source. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

When RG\_BE is set to 1, the internal reference voltage source goes on. Setting RG\_BE to 0 turns the internal reference voltage source off. Set RG\_BE to 1 when the AVDD regulator is used.

### D2 RG\_CE: AVDD Enable Bit [S1C17565/965]

Enables or disables the AVDD pin output. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When RG\_CE is set to 1, the AVDD regulator is activated and the voltage generated by the AVDD regulator is output from the AVDD pin. Fix RG\_CE at 0 if an external AVDD voltage is supplied.

#### D[1:0] Reserved

## 4.7 Precautions on Power Supply

#### **Power-on sequence**

In order to operate the device normally, supply power in accordance with the following timing.




Figure 4.7.1 Power-On Sequence

(1) tLVDD: Elapsed time until the power supply stabilizes after power-on Supply power in the following sequence:

Power-on: LVDD → HVDD (I/O), AVDD (A/D) → Apply the input signal or LVDD, HVDD (I/O), AVDD (A/D) → Apply the input signal (See Notes in "Power-off sequence" below.)

- (2) tsta: Time at which IOSC oscillation starts
- (3) tRST: Minimum reset pulse width Time at which the clock supplied to the chip stabilizes plus at least six clocks; Keep the #RESET signal low.
- **Note**: When the HV<sub>DD</sub> power is turned on from off status, stable internal circuit statuses cannot be guaranteed due to noise in the power line. Therefore, the circuit statuses must be initialized (reset) after the power is turned on.

### **Power-off sequence**

Shut off the power supply in the following sequence: Power-off: Turn off the input signal → HVDD (I/O), AVDD (A/D) → LVDD or Turn off the input signal → HVDD (I/O), AVDD (A/D), LVDD (See Notes below.)

- **Notes:** Applying only LV<sub>DD</sub> with other power voltage turned off puts the HV<sub>DD</sub> system circuits into unstable status and unstable current flows in the I/O cells. Be sure to avoid applying only LV<sub>DD</sub> for a duration of one second or more.
  - Be sure to avoid applying HVbb or AVbb for a duration of one second or more when the LVbb power is off, as a breakdown may occur in the device or the characteristics may be degraded due to flow-through current of the HVbb or AVbb.

### Latch-up

The CMOS device may be in the latch-up condition. This is the phenomenon caused by conduction of the parasitic PNPN junction (thyristor) contained in the CMOS IC, resulting in a large current between HVDD and Vss and leading to breakage.

Latch-up occurs when the voltage applied to the input / output exceeds the rated value and a large current flows into the internal element, or when the voltage at the HVDD pin exceeds the rated value and the internal element is in the breakdown condition. In the latter case, even if the application of a voltage exceeding the rated value is instantaneous, the current remains high between HVDD and Vss once the device is in the latch-up condition. As this may result in heat generation or smoking, the following points must be taken into consideration:

- (1) The voltage level at the input/output must not exceed the range specified in the electrical characteristics. In other words, it must be below the power-supply voltage and above Vss. The power-on timing should also be taken into consideration.
- (2) Abnormal noise must not be applied to the device.
- (3) The potential at the unused input should be fixed at HVDD, AVDD, or Vss.
- (4) No outputs should be shorted.


# **5** Initial Reset

# 5.1 Initial Reset Sources

The S1C17555/565/955/965 has three initial reset sources that initialize the internal circuits.

- (1) #RESET pin (external initial reset)
- (2) Key-entry reset using the P0 ports (P00-P03 pins) (software selectable external initial reset)
- (3) Watchdog timer (software selectable internal initial reset)

Figure 5.1.1 shows the configuration of the initial reset circuit.



The CPU and peripheral circuits are initialized by the active signal from an initial reset source. When the reset signal is negated, the CPU starts reset handling. The reset handling reads the reset vector (reset handler start address) from the beginning of the vector table and starts executing the program (initial routine) beginning with the read address.

### 5.1.1 #RESET Pin

By setting the #RESET pin to low level, the S1C17555/565/955/965 enters initial reset state. In order to initialize the S1C17555/565/955/965 for sure, the #RESET pin must be held at low for more than the prescribed time (see "AC Characteristics" in the "Electrical Characteristics" chapter) after the power supply voltage is supplied.

Initial reset state is canceled when the #RESET pin at low level is set to high level and the CPU starts executing the reset interrupt handler.

The #RESET pin is equipped with a pull-up resistor.

### 5.1.2 P0 Port Key-Entry Reset

Entering low level simultaneously to the ports (P00–P03) selected with software triggers an initial reset. For details of the key-entry reset function, see the "I/O Ports (P)" chapter.

**Note**: The P0 port key-entry reset function cannot be used for power-on reset as it must be enabled with software.

### 5.1.3 Resetting by the Watchdog Timer

The S1C17555/565/955/965 has a built-in watchdog timer to detect runaway of the CPU. The watchdog timer overflows if it is not reset with software (due to CPU runaway) in the WDT reset cycles according to the clock selected using a WDT register. The overflow signal can generate either NMI or reset. Write 1 to the WDTMD/WDT\_ST register to generate reset (NMI occurs when WDTMD = 0).

For details of the watchdog timer, see the "Watchdog Timer (WDT)" chapter.

- **Notes:** When using the reset function of the watchdog timer, program the watchdog timer so that it will be reset within the set cycles to avoid occurrence of an unnecessary reset.
  - The reset function of the watchdog timer cannot be used for power-on reset as it must be enabled with software.

### 5.2 Initial Reset Sequence

Even if the #RESET pin input negates the reset signal after power is turned on, the CPU cannot boot up until the IOSC oscillation stabilization waiting time (64 cycles), system clock internal supply start time (8 cycles), and Flash reset cancellation time (32 cycles) have elapsed.

Figure 5.2.1 shows the operating sequence following cancellation of initial reset.

The CPU starts operating in synchronization with the IOSC clock after reset state is canceled.

**Note**: The oscillation stabilization time described in this section does not include oscillation start time. Therefore the time interval until the CPU starts executing instructions after power is turned on or SLEEP mode is canceled may be longer than that indicated in the figure below.




Figure 5.2.1 Operation Sequence Following Cancellation of Initial Reset

# 5.3 Initial Settings After an Initial Reset

The CPU internal registers are initialized as follows at initial reset.

R0-R7: 0x0

PSR: 0x0 (interrupt level = 0, interrupt disabled)

SP: 0x0

PC: Reset vector stored at the beginning of the vector table is loaded by the reset handling.

The internal RAM should be initialized with software as it is not initialized at initial reset.

The internal peripheral modules are initialized to the default values (except some undefined registers). Change the settings with software if necessary. For the default values set at initial reset, see the list of I/O registers in Appendix or descriptions for each peripheral module.

# **6** Interrupt Controller (ITC)

# 6.1 ITC Module Overview

The interrupt controller (ITC) honors interrupt requests from the peripheral modules and outputs the interrupt request, interrupt level and vector number signals to the S1C17 Core according to the priority and interrupt levels. The features of the ITC module are listed below.

- S1C17555: Supports 18 maskable interrupt systems (19 interrupt sources).
  - S1C17565: Supports 20 maskable interrupt systems (22 interrupt sources).
  - S1C17955: Supports 20 maskable interrupt systems (21 interrupt sources).

S1C17965: Supports 22 maskable interrupt systems (24 interrupt sources).

Interrupt	Interrupt	S1C17555	S1C17565	S1C17955	S1C17965
system	· · ·				
1	P0 port interrupt (8 types)	0	0	0	0
2	P1 port interrupt (8 types)	0	0	0	0
3	Stopwatch timer interrupt (3 types)	0	0	0	0
4	Clock timer interrupt (4 types)	0	0	0	0
5	16-bit PWM timer Ch.2 interrupt (4 types)	0	0	0	0
6	16-bit SPI interrupt (4 types)	0	0	0	0
7	16-bit PWM timer Ch.0 interrupt (4 types)	0	0	0	0
8	Fine mode 16-bit timer Ch.0/Ch.1 interrupt (2 types)	0	0	0	0
9	16-bit timer Ch.0 interrupt (1 type)	0	0	0	0
10	16-bit timer Ch.1 interrupt (1 type)	0	0	0	0
11	16-bit timer Ch.2 interrupt (1 type)	0	0	0	0
	16-bit PWM timer Ch.3 interrupt (4 types)	0	0	0	0
12	UART Ch.0 interrupt (4 types)	0	0	0	0
13	UART Ch.1 interrupt (4 types)	-	0	-	0
14	8-bit SPI Ch.0 interrupt (2 types)	0	0	0	0
15	I <sup>2</sup> C master interrupt (2 types)	0	0	0	0
16	IR remote controller interrupt (3 types)	-	0	-	0
	8-bit SPI Ch.1 interrupt (2 types)	0	0	0	0
17	16-bit PWM timer Ch.1 interrupt (4 types)	0	0	0	0
18	12-bit A/D converter interrupt (5 types)	_	0	-	0
19	FSA (IRQ1) interrupt (1 type)	_	_	0	0
20	P2 port interrupt (4 types or 8 types)	0	0	0	0
21	I <sup>2</sup> C slave interrupt (3 types)	0	0	0	0
22	FSA (IRQ0) interrupt (1 type)	_	-	0	0


• Supports eight interrupt levels to prioritize the interrupt sources.

The ITC enables the interrupt level (priority) for determining the processing sequence when multiple interrupts occur simultaneously to be set for each interrupt system separately.

Each interrupt system includes the number of interrupt causes indicated in parentheses above. Settings to enable or disable interrupt for different causes are set by the respective peripheral module registers.

For specific information on interrupt causes and their control, refer to the peripheral module explanations. Figure 6.1.1 shows the structure of the interrupt system.

#### **6 INTERRUPT CONTROLLER (ITC)**



### 6.2 Vector Table

The vector table contains the vectors to the interrupt handler routines (handler routine start address) that will be read by the S1C17 Core to execute the handler when an interrupt occurs. Table 6.2.1 shows the vector table of the S1C17555/565/955/965.

Vector No. Software interrupt No.	Vector address	Hardware interrupt name	Cause of interrupt	Priority
0 (0x00)	TTBR + 0x00	Reset	Low input to the #RESET pin     Watchdog timer overflow *2	1
1 (0x01)	TTBR + 0x04	Address misaligned interrupt	Memory access instruction	2
-	(0xfffc00)	Debugging interrupt	brk instruction, etc.	3
2 (0x02)	TTBR + 0x08	NMI	Watchdog timer overflow *2	4
3 (0x03)	TTBR + 0x0c	Reserved for C compiler	-	-
4 (0x04)	TTBR + 0x10	P0 port interrupt	P00–P07 port inputs	High *1
5 (0x05)	TTBR + 0x14	P1 port interrupt	P10–P17 port inputs	↑
6 (0x06)	TTBR + 0x18	Stopwatch timer interrupt	• 100 Hz timer signal • 10 Hz timer signal • 1 Hz timer signal	
7 (0x07)	TTBR + 0x1c	Clock timer interrupt	32 Hz timer signal     34 Hz timer signal     4 Hz timer signal     1 Hz timer signal	
8 (0x08)	TTBR + 0x20	16-bit PWM timer Ch.2 interrupt	Compare A/B     Capture A     Capture A     Capture A overwrite	
9 (0x09)	TTBR + 0x24	reserved	-	
10 (0x0a)	TTBR + 0x28	16-bit SPI interrupt	Transmit buffer empty     Receive buffer overwrite error     Receive buffer full     Software control	
11 (0x0b)	TTBR + 0x2c	16-bit PWM timer Ch.0 interrupt	Compare A/B     Capture A     Capture A     Capture A overwrite	
12 (0x0c)	TTBR + 0x30	Fine mode 16-bit timer Ch.0 and Ch.1 interrupt	Ch.0 underflow     Ch.1 underflow	
13 (0x0d)	TTBR + 0x34	16-bit timer Ch.0 interrupt	Timer underflow	
14 (0x0e)	TTBR + 0x38	16-bit timer Ch.1 interrupt	Timer underflow	

Table 6.2.1 Vector Table

Vector No.	Vector address	Hardware interrupt name	Cause of interrupt	Priority
Software interrupt No.				
15 (0x0f)	TTBR + 0x3c	16-bit timer Ch.2 interrupt	Timer underflow	
		16-bit PWM timer Ch.3 interrupt	Compare A/B	
			Capture A	
			Capture A overwrite	
16 (0x10)	TTBR + 0x40	UART Ch.0 interrupt	<ul> <li>Transmit buffer empty</li> </ul>	
			<ul> <li>End of transmission</li> </ul>	
			Receive buffer full	
			Receive error	
17 (0x11)	TTBR + 0x44	UART Ch.1 interrupt	Transmit buffer empty	
		[S1C17565/965]	End of transmission	
			Receive buffer full	
			Receive error	
18 (0x12)	TTBR + 0x48	8-bit SPI Ch.0 interrupt	Transmit buffer empty	
( )			Receive buffer full	
19 (0x13)	TTBR + 0x4c	I <sup>2</sup> C Master interrupt	Transmit buffer empty	
- ( /			Receive buffer full	
20 (0x14)	TTBR + 0x50	IR remote controller interrupt	Data length counter underflow	
- (- )		[S1C17565/965]	<ul> <li>Input rising edge detected</li> </ul>	
			<ul> <li>Input falling edge detected</li> </ul>	
		8-bit SPI Ch.1 interrupt	Transmit buffer empty	
			Receive buffer full	
21 (0x15)	TTBR + 0x54	16-bit PWM timer Ch.1 interrupt	Compare A/B	
21 (0//10)			Capture A	
			Capture A overwrite	
22 (0x16)	TTBR + 0x58	12-bit A/D converter interrupt	Measurement completion	
		[S1C17565/965]	All/Ch.8/Ch.7/Ch.6/Ch.3~5	
23 (0x17)	TTBR + 0x5c	FSA interrupt [S1C17955/965]	IBQ1	
24 (0x18)	TTBR + 0x60	P2 port interrupt	P20–P23/27 port inputs	
25 (0x19)	TTBR + 0x64	reserved		
26 (0x1a)	TTBR + 0x64	I <sup>2</sup> C Slave interrupt	Transmit buffer empty	
20 (0x1a)		I C Slave Interrupt	Receive buffer full	
			Bus status	
27 (0x1b)	TTBR + 0x6c			
28 (0x1c)	TTBR + 0x70	reserved		
21 (0x1f)		reconved		Low *1
31 (0x1f)	TTBR + 0x7c	reserved	-	Low *1

\*1 When the same interrupt level is set

\*2 Either reset or NMI can be selected as the watchdog timer interrupt with software.

Vector numbers 4 to 27 are assigned to the maskable interrupts supported by the S1C17555/565/955/965.

#### Interrupts that share an interrupt vector

Interrupt vector numbers 15 and 20 are shared with two different interrupt modules. Interrupt vector 15: 16-bit timer Ch.2 and 16-bit PWM timer Ch.3 Interrupt vector 20: IR remote controller and 16-bit SPI

The interrupt signals from the two modules are input to the ITC through an OR gate. When using the two interrupts, check if which interrupt has occurred by reading the interrupt flags in both modules.

The two modules cannot be set to different interrupt level, as they use the same interrupt vector.

#### Vector table base address

The S1C17555/565/955/965 allows the base (starting) address of the vector table to be set using the MISC\_TTBRL and MISC\_TTBRH registers. "TTBR" described in Table 6.2.1 means the value set to these registers. After an initial reset, the MISC\_TTBRL and MISC\_TTBRH registers are set to 0x8000. Therefore, even when the vector table location is changed, it is necessary that at least the reset vector be written to the above address. Bits 7 to 0 in the MISC\_TTBRL register are fixed at 0, so the vector table starting address always begins with a 256-byte boundary address.

					(			,
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Vector Table	0x5328	D15-8	TTBR[15:8]	Vector table base address A[15:8]	0x0–0xff	0x80	R/W	
Address Low	(16 bits)	D7–0	TTBR[7:0]	Vector table base address A[7:0]	0x0	0x0	R	1
Register				(fixed at 0)				
(MISC_TTBRL)								
Vector Table	0x532a	D15–8	-	reserved	-	-	-	0 when being read.
Address High	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0–0xff	0x0	R/W	
Register				A[23:16]				
(MISC_TTBRH)								

### Vector Table Address Low/High Registers (MISC\_TTBRL, MISC\_TTBRH)

Note: The MISC\_TTBRL and MISC\_TTBRH registers are write-protected. Before these registers can be rewritten, write protection must be removed by writing data 0x96 to the MISC\_PROT register. Note that since unnecessary rewrites to the MISC\_TTBRL and MISC\_TTBRH registers could lead to erratic system operation, the MISC\_PROT register should be set to other than 0x96 unless the Vector Table Base Registers must be rewritten.

## 6.3 Control of Maskable Interrupts

### 6.3.1 Interrupt Control Bits in Peripheral Modules

The peripheral module that generates interrupts includes an interrupt enable bit and an interrupt flag for each interrupt cause. The interrupt flag is set to 1 when the cause of interrupt occurs. By setting the interrupt enable bit to 1 (interrupt enabled), the flag state will be sent to the ITC as an interrupt request signal, generating an interrupt request to the S1C17 Core.

The corresponding interrupt enable bits should be set to 0 for those causes for which interrupts are not desired. In this case, although the interrupt flag is set to 1 if the interrupt cause occurs, the interrupt request signal sent to the ITC will not be asserted.

For specific information on causes of interrupts, interrupt flags, and interrupt enable bits, refer to the respective peripheral module descriptions.

**Note**: To prevent recurrence of the interrupt due to the same cause of interrupt, always reset the interrupt flag in the peripheral module before enabling the interrupt, resetting the PSR, or executing the reti instruction.

### 6.3.2 ITC Interrupt Request Processing

On receiving an interrupt signal from a peripheral module, the ITC sends the interrupt request, interrupt level, and vector number signals to the S1C17 Core.

Vector numbers are determined by the ITC internal hardware for each interrupt cause, as shown in Table 6.2.1.

The interrupt level is a value used by the S1C17 Core to compare with the IL bits (PSR). This interrupt level is used in the S1C17 Core to disable subsequently occurring interrupts with the same or lower level. (See Section 6.3.3.)

The default ITC settings are level 0 for all maskable interrupts. Interrupt requests are not accepted by the S1C17 Core if the level is 0.

The ITC includes control bits for selecting the interrupt level, and the level can be set to between 0 (low) and 7 (high) interrupt levels for each interrupt type.

If interrupt requests are input to the ITC simultaneously from two or more peripheral modules, the ITC outputs the interrupt request with the highest priority to the S1C17 Core in accordance with the following conditions.

- 1. The interrupt with the highest interrupt level takes precedence.
- 2. If multiple interrupt requests are input with the same interrupt level, the interrupt with the lowest vector number takes precedence.

The other interrupts occurring at the same time are held until all interrupts with higher priority levels have been accepted by the S1C17 Core.

If an interrupt cause with higher priority occurs while the ITC is outputting an interrupt request signal to the S1C17 Core (before being accepted by the S1C17 Core), the ITC alters the vector number and interrupt level signals to the setting information on the more recent interrupt. The previously occurring interrupt is held. The held interrupt is canceled and no interrupt is generated if the interrupt flag in the peripheral module is reset with software.

Hardware interrupt	Interrupt level setting bits	Register address
P0 port interrupt	ILV0[2:0] (D[2:0]/ITC_LV0 register)	0x4306
P1 port interrupt	ILV1[2:0] (D[10:8]/ITC_LV0 register)	0x4306
Stopwatch timer interrupt	ILV2[2:0] (D[2:0]/ITC_LV1 register)	0x4308
Clock timer interrupt	ILV3[2:0] (D[10:8]/ITC_LV1 register)	0x4308
16-bit PWM timer Ch.2 interrupt	ILV4[2:0] (D[2:0]/ITC_LV2 register)	0x430a
16-bit SPI interrupt	ILV6[2:0] (D[2:0]/ITC_LV3 register)	0x430c
16-bit PWM timer Ch.0 interrupt	ILV7[2:0] (D[10:8]/ITC_LV3 register)	0x430c
Fine mode 16-bit timer Ch.0 & Ch.1 interrupt	ILV8[2:0] (D[2:0]/ITC_LV4 register)	0x430e
16-bit timer Ch.0 interrupt	ILV9[2:0] (D[10:8]/ITC_LV4 register)	0x430e
16-bit timer Ch.1 interrupt	ILV10[2:0] (D[2:0]/ITC_LV5 register)	0x4310
16-bit timer Ch.2 interrupt / 16-bit PWM timer Ch.3 interrupt	ILV11[2:0] (D[10:8]/ITC_LV5 register)	0x4310
UART Ch.0 interrupt	ILV12[2:0] (D[2:0]/ITC_LV6 register)	0x4312
UART Ch.1 interrupt	ILV13[2:0] (D[10:8]/ITC_LV6 register)	0x4312
8-bit SPI Ch.0 interrupt	ILV14[2:0] (D[2:0]/ITC_LV7 register)	0x4314
I <sup>2</sup> C master interrupt	ILV15[2:0] (D[10:8]/ITC_LV7 register)	0x4314
IR remote controller interrupt / 8-bit SPI Ch.1 interrupt	ILV16[2:0] (D[2:0]/ITC_LV8 register)	0x4316
16-bit PWM timer Ch.1 interrupt	ILV17[2:0] (D[10:8]/ITC_LV8 register)	0x4316
12-bit A/D converter interrupt	ILV18[2:0] (D[2:0]/ITC_LV9 register)	0x4318
FSA (IRQ1) interrupt	ILV19[2:0] (D[10:8]/ITC_LV9 register)	0x4318
P2 port interrupt	ILV20[2:0] (D[2:0]/ITC_LV10 register)	0x431a
I <sup>2</sup> C slave interrupt	ILV22[2:0] (D[2:0]/ITC_LV11 register)	0x431c
FSA (IRQ0) interrupt	ILV23[2:0] (D[10:8]/ITC_LV11 register)	0x431c

Table 6.3.2.1 Interrupt Level Setting Bits

### 6.3.3 Interrupt Processing by the S1C17 Core

A maskable interrupt to the S1C17 Core occurs when all of the following conditions are met:

- The interrupt is enabled by the interrupt control bit inside the peripheral module.
- The IE (Interrupt Enable) bit of the PSR (Processor Status Register) in the S1C17 Core has been set to 1.
- The cause of interrupt that has occurred has a higher interrupt level than the value set in the IL field of the PSR.
- No other cause of interrupt having higher priority, such as NMI, has occurred.

If an interrupt cause that has been enabled in the peripheral module occurs, the corresponding interrupt flag is set to 1, and this state is maintained until it is reset by the program. This means that the interrupt cause is not cleared even if the conditions listed above are not met when the interrupt cause occurs. An interrupt occurs if the above conditions are met.

If multiple maskable interrupt causes occurs simultaneously, the interrupt cause with the highest interrupt level and lowest vector number becomes the subject of the interrupt request to the S1C17 Core. Interrupts with lower levels are held until the above conditions are subsequently met.

The S1C17 Core samples interrupt requests for each cycle. On accepting an interrupt request, the S1C17 Core switches to interrupt processing immediately after execution of the current instruction has been completed. Interrupt processing involves the following steps:

- (1) The PSR and current program counter (PC) values are saved to the stack.
- (2) The PSR IE bit is reset to 0 (disabling subsequent maskable interrupts).
- (3) The PSR IL bits are set to the received interrupt level. (The NMI does not affect the IL bits.)
- (4) The vector for the interrupt occurred is loaded to the PC to execute the interrupt handler routine.

When an interrupt is accepted, (2) prevents subsequent maskable interrupts. Setting the IE bit to 1 in the interrupt handler routine allows handling of multiple interrupts. In this case, since IL is changed by (3), only an interrupt with a higher level than that of the currently processed interrupt will be accepted.

Ending interrupt handler routines using the reti instruction returns the PSR to the state before the interrupt has occurred. The program resumes processing following the instruction being executed at the time the interrupt occurred.

# 6.4 NMI

In the S1C17555/565/955/965, the watchdog timer can generate a non-maskable interrupt (NMI). The vector number for NMI is 2, with the vector address set to the vector table's starting address + 8 bytes. This interrupt takes precedence over other interrupts and is unconditionally accepted by the S1C17 Core.

For detailed information on generating NMI, see the "Watchdog Timer (WDT)" chapter.

# 6.5 Software Interrupts

The S1C17 Core provides the "int *imm5*" and "intl *imm5*, *imm3*" instructions allowing the software to generate any interrupts. The operand *imm5* specifies a vector number (0-31) in the vector table. In addition to this, the intl instruction has the operand *imm3* to specify the interrupt level (0-7) to be set to the IL field in the PSR.

The processor performs the same interrupt processing as that of the hardware interrupt.

# 6.6 HALT and SLEEP Mode Cancellation

HALT and SLEEP modes are cleared by the following signals, which start the CPU.

- Interrupt request signal sent to the CPU from the ITC
- NMI signal output by the watchdog timer
- Debug interrupt signal
- Reset signal
- **Notes:** If the CPU is able to receive interrupts when HALT or SLEEP mode has been cleared by an interrupt request for the CPU from the ITC, processing branches to the interrupt handler routine immediately after cancellation. In all other cases, the program is executed following the halt or slp instruction.
  - HALT or SLEEP mode clearing due to interrupt requests cannot be masked (prohibited) using ITC interrupt level settings.

For more information, see "Power Saving by Clock Control" in the appendix chapter. For the oscillator circuit and system clock statuses after HALT or SLEEP mode is canceled, see the "Clock Generator (CLG)" chapter.

# 6.7 Control Register Details

	Table 6.7.1 List of TTC Registers								
Address		Register name	Function						
0x4306	ITC_LV0	Interrupt Level Setup Register 0	Sets the P0 and P1 interrupt levels.						
0x4308	ITC_LV1	Interrupt Level Setup Register 1	Sets the SWT and CT interrupt levels.						
0x430a	ITC_LV2	Interrupt Level Setup Register 2	Sets the T16A2 Ch.2 interrupt level.						
0x430c	ITC_LV3	Interrupt Level Setup Register 3	Sets the SPI16 and T16A2 Ch.0 interrupt levels.						
0x430e	ITC_LV4	Interrupt Level Setup Register 4	Sets the T16F Ch.0 & Ch.1 and T16 Ch.0 interrupt levels.						
0x4310	ITC_LV5	Interrupt Level Setup Register 5	Sets the T16 Ch.1 and T16 Ch.2/T16A2 Ch.3 interrupt levels.						
0x4312	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART Ch.0 and Ch.1 interrupt levels.						
0x4314	ITC_LV7	Interrupt Level Setup Register 7	Sets the SPI Ch.0 and I2CM interrupt levels.						
0x4316	ITC_LV8	Interrupt Level Setup Register 8	Sets the REMC/SPI Ch.1 and T16A2 Ch.1 interrupt levels.						
0x4318	ITC_LV9	Interrupt Level Setup Register 9	Sets the ADC12SA2 and FSA (IRQ1) interrupt levels.						
0x431a	ITC_LV10	Interrupt Level Setup Register 10	Sets the P2 interrupt level.						
0x431c	ITC_LV11	Interrupt Level Setup Register 11	Sets the I2CS and FSA (IRQ0) interrupt levels.						

Table 6.7.1 List of ITC Registers

The ITC registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Interrupt Level Setup Register x (ITC\_LVx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4306	D15-11	-	reserved	_	-	-	0 when being read.
Setup Register x		D10-8	ILV <i>n</i> [2:0]	INTn (1, 3, 23) interrupt level	0 to 7	0x0	R/W	
(ITC_LV <i>x</i> )	0x431c	D7–3	-	reserved	_	-	-	0 when being read.
	(16 bits)	D2–0	ILV <i>n</i> [2:0]	INTn (0, 2, 22) interrupt level	0 to 7	0x0	R/W	

### D[15:11], D[7:3]

#### Reserved

### D[10:8], D[2:0]

### ILVn[2:0]: INTn Interrupt Level Bits (n = 0-23)

Sets the interrupt level (0 to 7) of each interrupt. (Default: 0x0)

The S1C17 Core does not accept interrupts with a level set lower than the PSR IL value.

The ITC uses the interrupt level when multiple interrupt requests occur simultaneously.

If multiple interrupt requests enabled by the interrupt enable bit occur simultaneously, the ITC sends the interrupt request with the highest level set by the ITC\_LVx registers (0x4306 to 0x431c) to the S1C17 Core.

If multiple interrupt requests with the same interrupt level occur simultaneously, the interrupt with the lowest vector number is processed first.

The other interrupts are held until all interrupts of higher priority have been accepted by the S1C17 Core.

If an interrupt requests of higher priority occurs while the ITC outputs an interrupt request signal to the S1C17 Core (before acceptance by the S1C17 Core), the ITC alters the vector number and interrupt level signals to the setting details of the most recent interrupt. The immediately preceding interrupt is held.

Register	Bit	Interrupt
ITC_LV0(0x4306)	ILV0[2:0] (D[2:0])	P0 port interrupt
	ILV1[2:0] (D[10:8])	P1 port interrupt
ITC_LV1(0x4308)	ILV2[2:0] (D[2:0])	Stopwatch timer interrupt
	ILV3[2:0] (D[10:8])	Clock timer interrupt
ITC_LV2(0x430a)	ILV4[2:0] (D[2:0])	16-bit PWM timer Ch.2 interrupt
	(ILV5[2:0] (D[10:8]))	Reserved
ITC_LV3(0x430c)	ILV6[2:0] (D[2:0])	16-bit SPI interrupt
	ILV7[2:0] (D[10:8])	16-bit PWM timer Ch.0 interrupt
ITC_LV4(0x430e)	ILV8[2:0] (D[2:0])	Fine mode 16-bit timer Ch.0 & Ch.1 interrupt
	ILV9[2:0] (D[10:8])	16-bit timer Ch.0 interrupt
ITC_LV5(0x4310)	ILV10[2:0] (D[2:0])	16-bit timer Ch.1 interrupt
	ILV11[2:0] (D[10:8])	16-bit timer Ch.2 interrupt / 16-bit PWM timer Ch.3 interrupt
ITC_LV6(0x4312)	ILV12[2:0] (D[2:0])	UART Ch.0 interrupt
	ILV13[2:0] (D[10:8])	UART Ch.1 interrupt
ITC_LV7(0x4314)	ILV14[2:0] (D[2:0])	8-bit SPI Ch.0 interrupt
	ILV15[2:0] (D[10:8])	I <sup>2</sup> C master interrupt
ITC_LV8(0x4316)	ILV16[2:0] (D[2:0])	IR remote controller interrupt / 8-bit SPI Ch.1 interrupt
	ILV17[2:0] (D[10:8])	16-bit PWM timer Ch.1 interrupt
ITC_LV9(0x4318)	ILV18[2:0] (D[2:0])	12-bit A/D converter interrupt
	ILV19[2:0] (D[10:8])	FSA (IRQ1) interrupt
ITC_LV10(0x431a)	ILV20[2:0] (D[2:0])	P2 port interrupt
	(ILV21[2:0] (D[10:8]))	Reserved
ITC_LV11(0x431c)	ILV22[2:0] (D[2:0])	I <sup>2</sup> C slave interrupt
	ILV23[2:0] (D[10:8])	FSA (IRQ0) interrupt

Table 6.7.2 Interrupt Level Bits

# 7 Clock Generator (CLG)

**Note**: The descriptions in this chapter regarding OSC3 are applied to the S1C17565/965 only. The OSC3 clock cannot be used in the S1C17555/955.

# 7.1 CLG Module Overview

The clock generator (CLG) controls the internal oscillators and the system clocks to be supplied to the S1C17 Core, on-chip peripheral modules, and external devices.

The features of the CLG module are listed below.

- · Generates the operating clocks with the built-in oscillators.
  - IOSC oscillator circuit: 2/4/8/12 MHz MHz (typ.)
  - OSC3 oscillator circuit\*1: 24 MHz (max.) crystal or ceramic oscillator circuit, or an external clock input
  - OSC1 oscillator circuit: 32.768 kHz (typ.) crystal oscillator circuit or an external clock input
- Switches the system clock. The system clock source can be selected from IOSC, OSC3\*1, and OSC1 via software.
- Generates the CPU core clock (CCLK) and controls the clock supply to the core block. The CCLK frequency can be selected from system clock × 1/1, 1/2, 1/4, and 1/8.
- Controls the clock supply to the peripheral modules.
- Turns the clocks on and off according to the CPU operating status (RUN, HALT, or SLEEP).
- Supports quick-restart processing from SLEEP mode. Turns IOSC on forcibly and switches the system clock to IOSC when SLEEP mode is canceled.
- · Controls two clock outputs to external devices.

\*1: S1C17565/965 only

Figure 7.1.1 shows the clock system and CLG module configuration.




Figure 7.1.1 CLG Module Configuration

To reduce current consumption, control the clock in conjunction with processing and use HALT and SLEEP modes. For more information on reducing current consumption, see "Power Saving" in the appendix chapter.

# 7.2 CLG Input/Output Pins

Table 7.2.1 lists the input/output pins for the CLG module.

Pin name	I/O	Qty	Function
OSC1	1	1	OSC1 oscillator input pin Connect a crystal resonator (32.768 kHz), a feedback resistor, and a gate capacitor. Or input an external clock used as the OSC1 clock.
OSC2	0	1	OSC1 oscillator output pin Connect a crystal resonator (32.768 kHz), a feedback resistor, and a drain capacitor.
OSC3 *	I	1	OSC3 oscillator input pin Connect a crystal or ceramic resonator (max. 24 MHz), a feedback resistor, and a gate capacitor. Or input an external clock used as the OSC3 clock.
OSC4 *	0	1	OSC3 oscillator output pin Connect a crystal or ceramic resonator (max. 24 MHz), a feedback resistor, and a drain capacitor.
FOUTA	0	1	FOUTA clock output pin Outputs a divided IOSC/OSC3 clock or the OSC1 clock.
FOUTB	0	1	FOUTB clock output pin Outputs a divided IOSC/OSC3 clock or the OSC1 clock.

Table 7.2.1 List of CLG Pins

\* S1C17565/965 only

The CLG output pins (FOUTA, FOUTB) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as the CLG output pins. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 7.3 Oscillators


The S1C17555/955 CLG module contains two internal oscillator circuits (IOSC and OSC1). The S1C17565/965 CLG module contains three internal oscillator circuits (IOSC, OSC3, and OSC1). The OSC3 and IOSC oscillators generate the main clock for high-speed operation of the S1C17 Core and peripheral circuits. The OSC1 oscillator generates a sub-clock for timers and low-power operations. The IOSC clock is selected as the system clock after an initial reset. Oscillator on/off switching and system clock selection (from IOSC, OSC3 and OSC1) are controlled with software.

Model	IOSC oscillator	OSC3 oscillator	OSC1 oscillator	Default system clock
S1C17555/955	Available (Default: On)	Unavailable	Available (Default: Off)	IOSC
S1C17565/965	Available (Default: On)	Available (Default: Off)	Available (Default: Off)	IOSC

Table 7.3.1 Oscillator Configuration

### 7.3.1 IOSC Oscillator

The IOSC oscillator initiates high-speed oscillation without external components. It initiates oscillation when power is turned on. The S1C17 Core and peripheral circuits operate with this oscillation clock after an initial reset.



### **IOSC** oscillation frequency

The IOSC oscillation frequency can be selected from four types shown below using IOSCSEL[1:0]/CLG\_IOSC register.

	, , ,
IOSCSEL[1:0]	IOSC oscillation frequency (typ.)
0x3	2 MHz
0x2	4 MHz
0x1	12 MHz
0x0	8 MHz
	(Default: 0x1)

Table 7.3.1.1 IOSC Oscillation Frequency Setting

### **IOSC** oscillation on/off

The IOSC oscillator stops oscillating when IOSCEN/CLG\_CTL register is set to 0 and starts oscillating when set to 1. The IOSC oscillator stops oscillating in SLEEP mode.

After an initial reset, IOSCEN is set to 1, and the IOSC oscillator goes on. Since the IOSC clock is used as the system clock, the S1C17 Core starts operating using the IOSC clock.

When SLEEP mode is canceled, the IOSC oscillator circuit is turned on and is used as the system clock source regardless of the system clock configured before the chip entered SLEEP mode.

#### Stabilization wait time at start of IOSC oscillation

The IOSC oscillator circuit includes an oscillation stabilization wait circuit to prevent malfunctions due to unstable clock operations at the start of IOSC oscillation-e.g., when the IOSC oscillator is turned on with software. Figure 7.3.1.2 shows the relationship between the oscillation start time and the oscillation stabilization wait time.




Figure 7.3.1.2 Oscillation Start Time and Oscillation Stabilization Wait Time

The IOSC clock is not supplied to the system until the time set for this circuit has elapsed. Use IOSCWT[1:0]/ CLG\_CTL register to select one of four oscillation stabilization wait times.

Table 7.3.1.2 1050 Oscillation Stabilization wait Time Settings		
IOSCWT[1:0]	Oscillation stabilization wait time	
0x3	8 cycles	
0x2	16 cycles	
0x1	32 cycles	
0x0	64 cycles	

(Default: 0x0)

This is set to 64 cycles (IOSC clock) after an initial reset. This means the CPU can start operating when the CPU operation start time at initial reset indicated below (at a maximum) has elapsed after the reset state is canceled. For the oscillation start time, see the "Electrical Characteristics" chapter.

CPU operation start time at initial reset ≤ IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time (64 cycles)

When the system clock is switched to IOSC immediately after turning the IOSC oscillator on, the IOSC clock is supplied to the system after the IOSC clock system supply wait time indicated below (at a maximum) has elapsed. If the power supply voltage LVDD has stabilized sufficiently, IOSCWT[1:0] can be set to 0x3 to reduce the oscillation stabilization wait time.

IOSC clock system supply wait time ≤ IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time


### 7.3.2 OSC3 Oscillator [S1C17565/965]

The OSC3 oscillator is a high-precision, high-speed oscillator circuit that uses either a crystal resonator or a ceramic resonator. Figure 7.3.2.1 shows the OSC3 oscillator configuration.

A crystal resonator (X'tal3) or a ceramic resonator (Ceramic) and a feedback resistor (Rf3) should be connected between the OSC3 and OSC4 pins. Additionally, two capacitors (CG3 and CD3) should be connected between the OSC3/OSC4 pins and Vss.

To use an external clock, leave the OSC4 pin open and input an LVDD-level clock (with a 50% duty cycle) to the OSC3 pin.

For the effective frequency range, oscillation characteristics, and external clock input characteristics, see the "Electrical Characteristics" chapter.



### OSC3 oscillation on/off

The OSC3 oscillator circuit starts oscillating when OSC3EN/CLG\_CTL register is set to 1 and stops oscillating when it is set to 0. The OSC3 oscillator circuit also stops oscillating in SLEEP mode. After an initial reset, OSC3EN is set to 0, and the OSC3 oscillator circuit is halted.

### Stabilization wait time at start of OSC3 oscillation

The OSC3 oscillator circuit includes an oscillation stabilization wait circuit to prevent malfunctions due to unstable clock operations at the start of OSC3 oscillation—e.g., when the OSC3 oscillator is turned on with software. The OSC3 clock is not supplied to the system until the time set for this circuit has elapsed. Use OSC3WT[1:0]/ CLG\_CTL register to select one of four oscillation stabilization wait times.

Table 7.3.2.1 OSCS Oscillation Stabilization wait Time Settings		
OSC3WT[1:0]	Oscillation stabilization wait time	
0x3	128 cycles	
0x2	256 cycles	
0x1	512 cycles	
0x0	1024 cycles	

Table 7.3.2.1 OSC3 Oscillation Stabilization Wait Time Settings

This is set to 1,024 cycles (OSC3 clock) after an initial reset.

When the system clock is switched to OSC3 immediately after the OSC3 oscillator circuit is turned on, the OSC3 clock is supplied to the system after the OSC3 clock system supply wait time indicated below (at a maximum) has elapsed. For the oscillation start time, see the "Electrical Characteristics" chapter.

(Default: 0x0)


OSC3 clock system supply wait time  $\leq$  OSC3 oscillation start time (max.) + OSC3 oscillation stabilization wait time

**Note**: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time.

The OSC3 oscillation stabilization wait circuit can be enabled or disabled using OSC3WCE/CLG\_NFEN register. After an initial reset, the OSC3 oscillation stabilization wait circuit is enabled (OSC3WCE = 1) and it controls the clock supply to the system. When a stabilized external clock is input to the OSC3 pin, setting OSC3WCE to 0 enables the system to start operating without a stabilization wait time.

### 7.3.3 OSC1 Oscillator

The OSC1 oscillator is a high-precision, low-speed oscillator circuit that uses a 32.768 kHz crystal resonator. The OSC1 clock is generally used as the timer operation clock (for the clock timer, stopwatch timer, watchdog timer, and 16-bit PWM timer). It can be used as the system clock instead of the OSC3 or IOSC clock to reduce power consumption when no high-speed processing is required. Figure 7.3.3.1 shows the OSC1 oscillator configuration.



A crystal resonator (X'tal1) and a feedback resistor (Rf1) should be connected between the OSC1 and OSC2 pins. Additionally, two capacitors (Cg1 and CD1) should be connected between the OSC1/OSC2 pins and Vss. To use an external clock, leave the OSC2 pin open and input an LVDD-level clock (with a 50% duty cycle) to the

OSC1 pin.

For oscillation characteristics and external clock input characteristics, see the "Electrical Characteristics" chapter.

### OSC1 oscillation on/off

The OSC1 oscillator stops oscillating when OSC1EN/CLG\_CTL register is set to 0 and starts oscillating when set to 1. The OSC1 oscillator circuit stops oscillating in SLEEP mode.

After an initial reset, OSC1EN is set to 0, and the OSC1 oscillator circuit is halted.

### Stabilization wait time at start of OSC1 oscillation

The OSC1 oscillator includes an oscillation stabilization wait circuit (fixed at 256 cycles) to prevent malfunctions caused by unstable clock operations at the start of OSC1 oscillation—e.g., when the OSC1 oscillator is turned on with software. When the system clock is switched to OSC1 immediately after the OSC1 oscillator circuit is turned on, the OSC1 clock is supplied to the system after the OSC1 clock system supply wait time indicated below (at a maximum) has elapsed. For the oscillation start time, see the "Electrical Characteristics" chapter. OSC1 clock system supply wait time  $\leq$  OSC1 oscillation start time (max.) + OSC1 oscillation stabilization wait time (256 cycles)

The OSC1 oscillation stabilization wait circuit can be enabled or disabled using OSC1WCE/CLG\_NFEN register. After an initial reset, the OSC1 oscillation stabilization wait circuit is enabled (OSC1WCE = 1) and it controls the clock supply to the system. When a stabilized external clock is input to the OSC1 pin, setting OSC1WCE to 0 enables the system to start operating without a stabilization wait time.

# 7.4 System Clock Switching

The figure below shows the system clock selector.




Figure 7.4.1 System Clock Selector

The S1C17555/955 has two system clock sources (IOSC and OSC1) and the S1C17565/965 has three system clock sources (IOSC, OSC3, and OSC1). The system clock can be switched using CLKSRC[1:0]/CLG\_SRC register. After an initial reset, the S1C17555/565/955/965 starts operating using IOSC as the system clock. When no high-speed processing is required, switch the system clock to OSC1 and stop the high-speed oscillator circuit to reduce current consumption.

Table 7.4.1 System Clock Selection			
	System clock source		
CLKSRC[1:0]	S1C17555/955	S1C17565/965	
0x3	Res	erved	
0x2	Reserved	OSC3	
0x1	OSC1	OSC1	
0x0	IOSC	IOSC	
		(Default: 0x0	

The following shows system clock switching procedures:

### Switching the system clock to OSC3 from IOSC or OSC1 [S1C17565/965]

- 1. Set the OSC3 oscillation stabilization wait time if necessary. (OSC3WT[1:0])
- 2. Disable the OSC3 oscillation stabilization wait circuit when a stabilized external clock is input to the OSC3 pin. (OSC3WCE = 0)
- 3. Turn the OSC3 oscillator on if it is off. (OSC3EN = 1)
- 4. Select the OSC3 clock as the system clock. (CLKSRC[1:0] = 0x2)
- 5. Turn the IOSC or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC1 clock.

### Switching the system clock to OSC1 from IOSC or OSC3 (S1C17565/965)

- 1. Disable the OSC1 oscillation stabilization wait circuit when a stabilized external clock is input to the OSC1 pin. (OSC1WCE = 0)
- 2. Turn the OSC1 oscillator on. (OSC1EN = 1)
- 3. Select the OSC1 clock as the system clock. (CLKSRC[1:0] = 0x1)
- 4. Turn the IOSC or OSC3 oscillator off if peripheral modules and FOUTA/B output circuits have not used the IOSC or OSC3 clock.

### Switching the system clock to IOSC from OSC3 or OSC1

- 1. Set the IOSC oscillation stabilization wait time if necessary. (IOSCWT[1:0])
- 2. Turn the IOSC oscillator on if it is off. (IOSCEN = 1)
- 3. Select the IOSC clock as the system clock. (CLKSRC[1:0] = 0x0)
- 4. Turn the OSC3 or OSC1 oscillator off if peripheral modules and FOUTA/B output circuits have not used the OSC3 or OSC1 clock.

Notes: • The oscillator to be used as the system clock source must be operated before switching the system clock. Otherwise, the CLG will not switch the system clock source, even if CLK-SRC[1:0] is written to, and the CLKSRC[1:0] value will remain unchanged. The tables below list the combinations of clock operating status and register settings enabling system clock selection.

Table 7.4.2 System Clock Switching Conditions (S1C17555/955)			
IOSCEN OSC1EN System clock			
1 1 IOSC or OSC1			

Table 7.4.3	System Clock Switching	Conditions	(S1C17565/965)

	,		<b>o</b> ( ,
IOSCEN	OSC3EN	OSC1EN	System clock
1	1	1	IOSC, OSC3, or OSC1
1	1	0	IOSC or OSC3
1	0	1	IOSC or OSC1
0	1	1	OSC3 or OSC1

- The oscillator circuit selected as the system clock source cannot be turned off.
- Continuous write/read access to CLKSRC[1:0] is prohibited. At least one instruction unrelated to CLKSRC[1:0] access must be inserted between the write and read instructions.
- When SLEEP mode is canceled, the IOSC oscillator circuit is turned on (IOSCEN = 1) and is used as the system clock source (CLKSRC[1:0] = 0x0) regardless of the system clock configured before the chip entered SLEEP mode.

Canceling HALT mode does not change the clock status configured before the chip entered HALT mode.

# 7.5 CPU Core Clock (CCLK) Control

The CLG module includes a clock gear to slow down the system clock to send to the S1C17 Core. To reduce current consumption, operate the S1C17 Core with the slowest possible clock speed. The halt instruction can be executed to stop the clock supply from the CLG to the S1C17 Core for power savings.




Figure 7.5.1 CCLK Supply System

### **Clock gear settings**

CCLKGR[1:0]/CLG\_CCLK register is used to select the gear ratio to reduce system clock speeds.

CCLKGR[1:0]	Gear ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

Table 7.5.1 CCLK Gear Ratio Selection

(Default: 0x0)

### Clock supply control

The CCLK clock supply is stopped by executing the halt instruction. Since this does not stop the system clock, peripheral modules will continue to operate.

HALT mode is cleared by resetting, NMI, or other interrupts. The CCLK supply resumes when HALT mode is cleared.

Executing the slp instruction suspends system clock supply to the CLG, thereby halting the CCLK supply as well. Clearing SLEEP mode with an external interrupt restarts the system clock supply and the CCLK supply.

# 7.6 Peripheral Module Clock (PCLK) Control

The CLG module also controls the clock supply to peripheral modules.

The system clock is used unmodified for the peripheral module clock (PCLK).




Figure 7.6.1 Peripheral Module Clock Control Circuit

### **Clock supply control**

The PCLK supply is controlled by PCKEN[1:0]/CLG\_PCLK register.

Table 7.0.1 FOLK CONTO		
PCKEN[1:0]	PCLK supply	
0x3	Enabled (on)	
0x2	Setting prohibited	
0x1	Setting prohibited	
0x0	Disabled (off)	

Table	7.6.1	PCLK	Control

(Default: 0x3)

The default setting is 0x3, which enables the clock supply. Stop the clock supply to reduce current consumption unless all peripheral modules (modules listed below) within the internal peripheral circuit area need to be running.

Note: Do not set PCKEN[1:0]/CLG\_PCLK register to 0x2 or 0x1, since doing so will stop the operation of certain peripheral modules.

Peripheral modules	Operating clock	Remarks
UART Ch.0 and 1	PCLK	The PCLK supply cannot be disabled if one or more
Fine mode 16-bit timer		peripheral modules in these list must be operated.
Ch.0 and 1		The PCLK supply can be disabled if all the periph-
16-bit timer Ch.0 to 2		eral circuits in these list can be stopped.
8-bit SPI Ch.0 and 1		
16-bit SPI		
I <sup>2</sup> C master		
I <sup>2</sup> C slave		
Power generator		
P port & port MUX		
MISC registers		
IR remote controller		
Clock timer	Divided OSC1 clock	The OSC1 oscillator circuit cannot be disabled if
Stopwatch timer		one or more peripheral modules in these list must
		be operated. The PCLK supply can be disabled.
16-bit PWM timer	Clock selected by software	The oscillator circuit used as the clock source can-
Ch.0 to 3	(divided IOSC/OSC3/OSC1 clock)	not be disabled (see Section 7.7 or each peripheral
Watchdog timer		module chapter). The PCLK supply can be disabled.
12-bit A/D converter		
FOUTA/FOUTB outputs		

Table 7.6.2 Peripheral Modules and Operating Clocks

# 7.7 FSA Clock (FSACLK) Control

The CLG module also controls the clock supply to FSA. The system clock is used unmodified for the FSA clock (FSACLK).




Figure 7.7.1 FSA Clock Control Circuit

### **Clock supply control**

The FSACLK supply is controlled by FSACLKEN/CLG\_PCLK register.

When FSACLKEN is set to 1, FSACLK is supplied to FSA, and it is stopped when set to 0.

The default setting is 1, which enables the clock supply. Stop the clock supply to reduce current consumption unless FSA needs to be running.

Note: Set FSACLKEN to 0 even in the S1C17555/565 that does not include FSA, as unnecessary circuits will be operated.

# 7.8 Clock External Output (FOUTA, FOUTB)

A divided IOSC/OSC3 clock or the OSC1 clock can be output to external devices.




Figure 7.8.1 Clock Output Circuit

There are two output systems available: FOUTA and FOUTB. The FOUTA and FOUTB output circuits have the same functions.

### Output pin setting

The FOUTA and FOUTB output pins are shared with I/O ports. The pin is configured for the I/O port by default, so the pin function should be changed using the port function select bit before the clock output can be used. See the "I/O Ports (P)" chapter for the FOUTA/FOUTB pins and selecting pin functions.

### **Clock source selection**

The clock source can be selected from IOSC, OSC3, and OSC1 using FOUTASRC[1:0]/CLG\_FOUTA register or FOUTBSRC[1:0]/CLG\_FOUTB register.

FOUTASRC[1:0]/	Clock source							
FOUTBSRC[1:0]	S1C17555/955 S1C17565/965							
0x3	Reserved							
0x2	Reserved	OSC3						
0x1	OSC1	OSC1						
0x0	IOSC	IOSC						

Table 7.8.1 Clock Source Selection

(Default: 0x0)

#### 7 CLOCK GENERATOR (CLG)

### **Clock frequency selection**


Three different clock output frequencies can be selected when OSC3 or IOSC is used as the clock source. Select the division ratio for the source clock using FOUTAD[1:0]/CLG\_FOUTA register or FOUTBD[1:0]/CLG\_FOUTB register.

FOUTAD[1:0]/FOUTBD[1:0]	Division ratio
0x3	Reserved
0x2	1/4
0x1	1/2
0x0	1/1
	(Default: 0x0)

### Table 7.8.2 IOSC/OSC3 Division Ratio Selection

### **Clock output control**

The clock output is controlled using FOUTAE/CLG\_FOUTA register or FOUTBE/CLG\_FOUTB register. Setting FOUTAE/FOUTBE to 1 outputs the FOUTA/FOUTB clock from the FOUTA/FOUTB pin. Setting it to 0 disables output.



### Figure 7.8.2 FOUTA/FOUTB Output

**Note**: Since the FOUTA/FOUTB signal is not synchronized with FOUTAE/FOUTBE writing, switching output on or off will generate certain hazards.

# 7.9 Control Register Details

#### Table 7.9.1 List of CLG Registers

Address		Register name	Function			
0x5060	CLG_SRC Clock Source Select Register		Selects the clock source.			
0x5061	CLG_CTL Oscillation Control Register		Controls oscillation.			
0x5062	CLG_NFEN Noise Filter Enable Register		Turns oscillation stabilization wait circuit/noise filter on/off.			
0x5064	CLG_FOUTA FOUTA Control Register		Controls FOUTA clock output.			
0x5065	CLG_FOUTB	FOUTB Control Register	Controls FOUTB clock output.			
0x506e	CLG_IOSC	IOSC Control Register	Configures IOSC oscillation frequency.			
0x5080	CLG_PCLK	PCLK and FSA Clock Control Register	Controls the PCLK and FSA clock supply.			
0x5081	CLG_CCLK	CCLK Control Register	Configures the CCLK division ratio.			

The CLG module registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Clock Source Select Register (CLG\_SRC)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
Clock Source	0x5060	D7–2	-	reserved	-		-	-	0 when being read.
Select Register	(8 bits)	D1–0	CLKSRC[1:0]	System clock source select	CLKSRC[1:0] Clock source		0x0	R/W	* S1C17565/965
(CLG_SRC)					0x3 reserved				only
					0x2 OSC3*				
					0x1	OSC1			
					0x0	IOSC			

### D[7:2] Reserved

### D[1:0] CLKSRC[1:0]: System Clock Source Select Bits

Selects the system clock source.

	System clock source						
CLKSRC[1:0]	S1C17555/955	S1C17565/965					
0x3	Reserved						
0x2	Reserved	OSC3					
0x1	OSC1	OSC1					
0x0	IOSC	IOSC					

Table 7.9.2	System	Clock	Selection
-------------	--------	-------	-----------

(Default: 0x0)

Select IOSC or OSC3 for normal (high-speed) operations. If no high-speed clock is required, OSC1 can be set as the system clock and IOSC and OSC3 stopped to reduce current consumption.

Notes: • The oscillator to be used as the system clock source must be operated before switching the system clock. Otherwise, the CLG will not switch the system clock source, even if CLK-SRC[1:0] is written to, and the CLKSRC[1:0] value will remain unchanged. The tables below list the combinations of clock operating status and register settings en-

The tables below list the combinations of clock operating status and register settings enabling system clock selection.

Table 7.9.3 System Clock Switching Conditions (S1C17555/955)	
--	--

IOSCEN	OSC1EN	System clock
1	1	IOSC or OSC1

Table 7.9.4 System Clock Switching Conditions (S1C17565/965)

IOSCEN	OSC3EN	OSC1EN	System clock		
1	1	1	IOSC, OSC3, or OSC1		
1	1	0	IOSC or OSC3		
1	0	1	IOSC or OSC1		
0	1	1 1 OSC3 or OSC1			

- The oscillator circuit selected as the system clock source cannot be turned off.
- Continuous write/read access to CLKSRC[1:0] is prohibited. At least one instruction unrelated to CLKSRC[1:0] access must be inserted between the write and read instructions.
- When SLEEP mode is canceled, the IOSC oscillator circuit is turned on (IOSCEN = 1) and is used as the system clock source (CLKSRC[1:0] = 0x0) regardless of the system clock configured before the chip entered SLEEP mode.

Canceling HALT mode does not change the clock status configured before the chip entered HALT mode.

### Oscillation Control Register (CLG\_CTL)

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
Oscillation	0x5061	D7–6	IOSCWT[1:0]	IOSC wait cycle select	IC	DSCWT[1:0]		Wait cycle	0x0	R/W	
Control Register	(8 bits)					0x3		8 cycles			
(CLG_CTL)						0x2		16 cycles			
						0x1		32 cycles			
						0x0		64 cycles			
		D5–4	OSC3WT[1:0]	OSC3 wait cycle select	0	SC3WT[1:0]	1	Wait cycle	0x0	R/W	S1C17565/965
						0x3		128 cycles			
						0x2		256 cycles			
						0x1	1	512 cycles			
						0x0	1	024 cycles			
				reserved		-			-	-	S1C17555/955
		D3	-	reserved		-	-		-	-	0 when being read.
		D2	IOSCEN	IOSC enable	1	Enable	0	Disable	1	R/W	
		D1	OSC1EN	OSC1 enable	1	Enable	0	Disable	0	R/W	
		D0	OSC3EN	OSC3 enable	1	Enable	0	Disable	0	R/W	S1C17565/965
				reserved		-	-		-	-	S1C17555/955

### D[7:6] IOSCWT[1:0]: IOSC Wait Cycle Select Bits

An oscillation stabilization wait time is set to prevent malfunctions due to unstable clock operations at the start of IOSC oscillation.

The IOSC clock is not supplied to the system immediately after IOSC oscillation starts until the time set here has elapsed.

IOSCWT[1:0]	Oscillation stabilization wait time						
0x3	8 cycles						
0x2	16 cycles						
0x1	32 cycles						
0x0	64 cycles						
	(Default: 0x0)						

Table 7.9.5 IOSC Oscillation Stabilization Wait Time Settings

This is set to 64 cycles (IOSC clock) after an initial reset. This means the CPU can start operating when the CPU operation start time at initial reset indicated below (at a maximum) has elapsed after the reset state is canceled.

CPU operation start time at initial reset  $\leq$  IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time (64 cycles)

When the system clock is switched to IOSC immediately after turning the IOSC oscillator on, the IOSC clock is supplied to the system after the IOSC clock system supply wait time indicated below (at a maximum) has elapsed. If the power supply voltage LVDD has stabilized sufficiently, IOSCWT[1:0] can be set to 0x3 to reduce the oscillation stabilization wait time.

IOSC clock system supply wait time  $\leq$  IOSC oscillation start time (max.) + IOSC oscillation stabilization wait time

### D[5:4] Reserved [S1C17555/955]

### OSC3WT[1:0]: OSC3 Wait Cycle Select Bits [S1C17565/965]

An oscillation stabilization wait time is set to prevent malfunctions due to unstable clock operation at the start of OSC3 oscillation.

The OSC3 clock is not supplied to the system immediately after OSC3 oscillation starts—e.g., when the OSC3 oscillator is turned on with software—until the time set here has elapsed.

OSC3WT[1:0]	Oscillation stabilization wait time			
0x3	128 cycles			
0x2	256 cycles			
0x1	512 cycles			
0x0	1024 cycles			

Table 7.9.6 OSC3 Oscillation Stabilization Wait Time Settings

(Default: 0x0)

This is set to 1,024 cycles (OSC3 clock) after an initial reset.

When the system clock is switched to OSC3 immediately after the OSC3 oscillator circuit is turned on, the OSC3 clock is supplied to the system after the OSC3 clock system supply wait time indicated below (at a maximum) has elapsed.

OSC3 clock system supply wait time  $\leq$  OSC3 oscillation start time (max.) + OSC3 oscillation stabilization wait time

**Note**: Oscillation stability will vary, depending on the resonator and other external components. Carefully consider the OSC3 oscillation stabilization wait time before reducing the time.

The OSC3 oscillation stabilization wait circuit is enabled only when OSC3WCE/CLG\_NFEN register is set to 1 (default).

### D3 Reserved

### D2 IOSCEN: IOSC Enable Bit

Enables or disables IOSC oscillator operations. 1 (R/W): Enabled (on) (default)

- 0 (R/W): Disabled (off)
- Note: The IOSC oscillator cannot be stopped if a condition shown below is met.
  - When the IOSC clock is being used as the system clock
  - · When WDT is running with IOSC being used as the WDT clock source

### D1 OSC1EN: OSC1 Enable Bit

Enables or disables OSC1 oscillator operations. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

When the system clock is switched to OSC1 immediately after the OSC1 oscillator circuit is turned on, the OSC1 clock is supplied to the system after the OSC1 clock system supply wait time indicated below (at a maximum) has elapsed.

OSC1 clock system supply wait time  $\leq$  OSC1 oscillation start time (max.) + OSC1 oscillation stabilization wait time (256 cycles)

- Note: The OSC1 oscillator cannot be stopped if a condition shown below is met.
  - · When the OSC1 clock is being used as the system clock
  - · When WDT is running with OSC1 being used as the WDT clock source

### D0 Reserved [S1C17555/955] OSC3EN: OSC3 Enable Bit [S1C17565/965] Enables or disables OSC3 oscillator operations.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

- Note: The OSC3 oscillator cannot be stopped if a condition shown below is met.
  - · When the OSC3 clock is being used as the system clock
  - · When WDT is running with OSC3 being used as the WDT clock source

### Noise Filter Enable Register (CLG\_NFEN)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
Noise Filter	0x5062	D7–6	-	reserved	_		-	-	0 when being read.		
Enable Register	(8 bits)	D5	OSC1WCE	OSC1 wait cycle enable	1	Enable	0	Disable	1	R/W	
(CLG_NFEN)	ĺ	D4	OSC3WCE	OSC3 wait cycle enable	1	Enable	0	Disable	1	R/W	S1C17565/965
				reserved	-			-	-	S1C17555/955	
		D3–0	-	reserved	-			-	-	0x2 when being read.	

### D[7:6] Reserved

### D5 OSC1WCE: OSC1 Wait Cycle Enable Bit

Enables or disables the OSC1 oscillation stabilization wait circuit.

1 (R/W): Enabled (default)

0 (R/W): Disabled

When using the internal OSC1 oscillator circuit, enable the OSC1 oscillation stabilization wait circuit (OSC1WCE = 1). When the OSC1 oscillator circuit is turned on, the OSC1 clock is supplied to the system after 256 cycles of oscillation stabilization wait time has elapsed.

When a stabilized external clock is input to the OSC1 pin, setting OSC1WCE to 0 enables the system to start operating without a stabilization wait time.

### D4 Reserved [S1C17555/955]

### OSC3WCE: OSC3 Wait Cycle Enable Bit [S1C17565/965]

Enables or disables the OSC3 oscillation stabilization wait circuit.

1 (R/W): Enabled (default)

0 (R/W): Disabled

When using the internal OSC3 oscillator circuit, enable the OSC3 oscillation stabilization wait circuit (OSC3WCE = 1). When the OSC3 oscillator circuit is turned on, the OSC3 clock is supplied to the system after the oscillation stabilization wait time set using OSC3WT[1:0]/CLG\_CTL register has elapsed. When a stabilized external clock is input to the OSC3 pin, setting OSC3WCE to 0 enables the system to start operating without a stabilization wait time.

### D[3:0] Reserved

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
FOUTA Control	0x5064	D7–6	-	reserved	-	_	-	-	0 when being read.
Register	(8 bits)	D5–4	FOUTAD	FOUTA clock division ratio select	FOUTAD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTA)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	FOUTASRC	FOUTA clock source select	FOUTASRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
			[1:0]		0x3	reserved			only
					0x2	OSC3*			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	FOUTAE	FOUTA output enable	1 Enable	0 Disable	0	R/W	

### FOUTA Control Register (CLG\_FOUTA)

#### D[7:6] Reserved

### D[5:4] FOUTAD[1:0]: FOUTA Clock Division Ratio Select Bits

Selects the clock division ratio to set the FOUTA clock frequency when OSC3 or IOSC is used as the clock source.

FOUTAD[1:0]	Division ratio			
0x3	Reserved			
0x2	1/4			
0x1	1/2			
0x0 1/1				
	(D - ())			

Table 7.9.7 OSC3/IOSC Division Ratio Selection

(Default: 0x0)

When OSC1 is used as the clock source, FOUTAD[1:0] is ineffective and the OSC1 clock is output without frequency division.

### D[3:2] FOUTASRC[1:0]: FOUTA Clock Source Select Bits

0x1

0x0

Selects the FOUTA clock source.

Table 7.9.8 FOUTA Clock Source Selection							
FOUTAGDC[1,0]	Clock source						
FOUTASRC[1:0]	S1C17555/955	S1C17565/965					
0x3	Reserved						
0x2	Reserved	d OSC3					

OSC1

IOSC

Table 7.0.9. FOUTA Cleak Course Colection

(Default: 0x0)

OSC1

IOSC

#### D1 Reserved

#### D0 FOUTAE: FOUTA Output Enable Bit

Enables or disables FOUTA clock external output.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

Setting FOUTAE to 1 outputs the FOUTA clock from the FOUTA pin. Setting it to 0 stops the output.

### FOUTB Control Register (CLG\_FOUTB)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
FOUTB Control	0x5065	D7–6	-	reserved	-	_	-	-	0 when being read.
Register	(8 bits)	D5–4	FOUTBD	FOUTB clock division ratio select	FOUTBD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTB)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	FOUTBSRC	FOUTB clock source select	FOUTBSRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
			[1:0]		0x3	reserved			only
					0x2	OSC3*			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	FOUTBE	FOUTB output enable	1 Enable	0 Disable	0	R/W	

### D[7:6] Reserved

### D[5:4] FOUTBD[1:0]: FOUTB Clock Division Ratio Select Bits

Selects the clock division ratio to set the FOUTB clock frequency when OSC3 or IOSC is used as the clock source.

FOUTBD[1:0]	Division ratio					
0x3	Reserved					
0x2	1/4					
0x1	1/2					
0x0 1/1						

Table 7.9.9 0	OSC3/IOSC Division	Ratio Selection
---------------	--------------------	-----------------

(Default: 0x0)

When OSC1 is used as the clock source, FOUTBD[1:0] is ineffective and the OSC1 clock is output without frequency division.

#### D[3:2] FOUTBSRC[1:0]: FOUTB Clock Source Select Bits

Selects the FOUTB clock source.

FOUTBSRC[1:0]	Clock source				
FOUTBORC[1:0]	S1C17555/955	S1C17565/965			
0x3	Reserved				
0x2	Reserved	OSC3			
0x1	OSC1	OSC1			
0x0	IOSC	IOSC			
		(Default: 0x0			

Table 7.9.10	FOUTB	Clock Source	Selection
10010 1.0.10		010011 0001100	0010011011

#### D1 Reserved

### D0 FOUTBE: FOUTB Output Enable Bit

Enables or disables FOUTB clock external output. 1 (R/W): Enabled (on) 0 (R/W): Disabled (off) (default)

Setting FOUTBE to 1 outputs the FOUTB clock from the FOUTB pin. Setting it to 0 stops the output.

### IOSC Control Register (CLG\_IOSC)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
IOSC Control	0x506e	D7–2	-	reserved	-		-	-	0 when being read.
Register	(8 bits)	D1–0	IOSCSEL	IOSC frequency select	IOSCSEL[1:0]	Frequency	0x1	R/W	
(CLG_IOSC)			[1:0]		0x3	2 MHz	1		
					0x2	4 MHz			
					0x1	12 MHz			
					0x0	8 MHz			

#### D[7:2] Reserved

### D[1:0] IOSCSEL[1:0]: IOSC Frequency Select Bits

Selects the IOSC oscillation frequency.

Table 7.9.11	IOSC Oscillation Frequency Setting
--------------	------------------------------------

	1 9 0
IOSCSEL[1:0]	IOSC oscillation frequency (typ.)
0x3	2 MHz
0x2	4 MHz
0x1	12 MHz
0x0	8 MHz

(Default: 0x1)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
PCLK and FSA	0x5080	D7–5	-	reserved	-	_	-	-	0 when being read.
Clock Control	(8 bits)	D4	FSACKEN	FSACLK enable	1 Enable	0 Disable	1	R/W	
Register		D3–2	-	reserved	-	-	-	-	0 when being read.
(CLG_PCLK)		D1–0	PCKEN[1:0]	PCLK enable	PCKEN[1:0]	PCLK supply	0x3	R/W	
					0x3	Enable			
					0x2	Not allowed			
					0x1	Not allowed			
					0x0	Disable			

### PCLK and FSA Clock Control Register (CLG\_PCLK)

#### D[7:5] Reserved

#### D4 FSACKEN: FSACLK Enable Bit

Enables or disables clock (FSACLK) supply to FSA. 1 (R/W): Enabled (on) (default) 0 (R/W): Disabled (off)

#### D[3:2] Reserved

#### D[1:0] PCKEN[1:0]: PCLK Enable Bits

Enables or disables clock (PCLK) supply to the internal peripheral modules.

Table 7.9.12 PCLK Control

PCKEN[1:0]	PCLK supply
0x3	Enabled (on)
0x2	Setting prohibited
0x1	Setting prohibited
0x0	Disabled (off)

(Default: 0x3)

The PCKEN[1:0] default setting is 0x3, which enables clock supply.

#### Peripheral modules that use PCLK

- UART Ch.0 and 1
- Fine mode 16-bit timer Ch.0 and 1
- 16-bit timer Ch.0 to 2
- 8-bit SPI Ch.0 and 1
- 16-bit SPI
- I<sup>2</sup>C master
- I<sup>2</sup>C slave
- Power generator
- P port & port MUX
- MISC registers
- IR remote controller

The PCLK supply cannot be disabled if one or more peripheral modules in these list must be operated. The PCLK supply can be disabled if all the peripheral circuits in these list can be stopped. Stop the PCLK supply to reduce current consumption if all the peripheral modules listed above are not required.

Peripheral modules/functions that do not use PCLK

- Clock timer
- Stopwatch timer
- Watchdog timer
- 16-bit PWM timer Ch.0 to 3
- 12-bit A/D converter
- FOUTA/FOUTB outputs
- FSA

These peripheral modules/functions can operate even if PCLK is stopped.

**Note:** Do not set PCKEN[1:0] to 0x2 or 0x1, since doing so will stop the operation of certain peripheral modules.

# CCLK Control Register (CLG\_CCLK)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
CCLK Control	0x5081	D7–2	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D1–0	CCLKGR[1:0]	CCLK clock gear ratio select	CCLKGR[1:0]	Gear ratio	0x0	R/W	
(CLG_CCLK)					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

### D[7:2] Reserved

### D[1:0] CCLKGR[1:0]: CCLK Clock Gear Ratio Select Bits

Selects the gear ratio for reducing system clock speed and sets the CCLK clock speed for operating the S1C17 Core. To reduce current consumption, operate the S1C17 Core using the slowest possible clock speed.

CCLKGR[1:0]	Gear ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

Table 7.9.13 CCLK Gear Ratio Selection

(Default: 0x0)

# 8 I/O Ports (P)

# 8.1 P Module Overview

The P ports are general-purpose digital inputs/outputs that allow software to control the input/output direction, pullup resistor, and input interface level. Each port can generate interrupts caused by a transition of the input signal. These ports are shared with internal peripheral module inputs/outputs, and the pin functions can be switched by setting the registers.

The following shows the features of the P module:

• S1C17565/965

Maximum 24 I/O ports (P0[7:0], P1[7:0], P2[7:0]) are available.

#### S1C17555/955

Maximum 20 I/O ports (P0[7:0], P1[7:0], P2[3:0]) are available.

\* The number of ports for general-purpose use depends on the peripheral functions used.

- Each port has a pull-up resistor that can be enabled with software.
- Each port can generate input interrupts at the signal edge selected with software.
- Each port includes a chattering filter.
- Can generate an initial reset by entering low level simultaneously to the P0 ports selected with software.
- All port provide a port function select bit to configure the pin function (for GPIO or peripheral functions).

Figure 8.1.1 shows the I/O port configuration.




Figure 8.1.1 I/O Port Configuration

- **Notes:** The PCLK clock must be supplied from the clock generator to access the I/O port. The PCLK clock is also needed to operate the chattering filters.
  - The "xy" in the register and bit names refers to the port number (Pxy, x = 0 to 2, y = 0 to 7). Example: PxINy/Px\_IN register
     P00: P0IN0/P0\_IN register
     P17: P1IN7/P1\_IN register

# 8.2 Input/Output Pin Function Selection (Port MUX)

Та

The I/O port pins share peripheral module input/output pins. Each pin can be configured for use as an I/O port or for a peripheral module function via the corresponding port function-select bits. Pins not used for peripheral modules can be used as general-purpose I/O ports.

Pin function 1	Pin function 2	Pin function 3	Pin function 4	
P <i>xy</i> MUX[1:0] = 0x0	P <i>xy</i> MUX[1:0] = 0x1	P <i>xy</i> MUX[1:0] = 0x2	P <i>xy</i> MUX[1:0] = 0x3	Port function select bits
P00	SDI0 (SPI)	_	-	P00MUX[1:0]/P00_03PMUX register
P01	SDO0 (SPI)	SCLM (I2CM)	SCLS (I2CS)	P01MUX[1:0]/P00_03PMUX register
P02	SPICLK0 (SPI)	SDAM (I2CM)	SDAS (I2CS)	P02MUX[1:0]/P00_03PMUX register
P03	#SPISS0 (SPI)	_	_	P03MUX[1:0]/P00_03PMUX register
P04	SIN0 (UART)	_	_	P04MUX[1:0]/P04_07PMUX register
P05	SOUT0 (UART)	-	_	P05MUX[1:0]/P04_07PMUX register
P06	SCLK0 (UART)	FOUTA (CLG)	#BFR (I2CS)	P06MUX[1:0]/P04_07PMUX register
P07	SCLM (I2CM)	SCLS (I2CS)	-	P07MUX[1:0]/P04_07PMUX register
P10	SDAM (I2CM)	SDAS (I2CS)	_	P10MUX[1:0]/P10_13PMUX register
P11	SDI1 (SPI)	TOUTA1/CAPA1 (T16A2)	_	P11MUX[1:0]/P10_13PMUX register
P12 (EXCL0)	SDO1 (SPI)	-	-	P12MUX[1:0]/P10_13PMUX register
P13 (EXCL1)	SPICLK1 (SPI)	-	-	P13MUX[1:0]/P10_13PMUX register
P14	#SPISS1 (SPI)	TOUTA0/CAPA0 (T16A2)	-	P14MUX[1:0]/P14_17PMUX register
P15 (MSCLK)	-	-	-	P15MUX[1:0]/P14_17PMUX register
DSIO (DBG)	P16	-	-	P16MUX[1:0]/P14_17PMUX register
DST2 (DBG)	P17	-	-	P17MUX[1:0]/P14_17PMUX register
P20	SDI2 (SPI16)	TOUTA2/CAPA2 (T16A2)	-	P20MUX[1:0]/P20_23PMUX register
P21	SDO2 (SPI16)	FOUTB (CLG)	-	P21MUX[1:0]/P20_23PMUX register
P22	SPICLK2 (SPI16)	REMI (REMC)*	-	P22MUX[1:0]/P20_23PMUX register
P23 (EXCL2)	SPISS2 (SPI16)	SCLK1 (UART)*	-	P23MUX[1:0]/P20_23PMUX register
P24*	SIN1 (UART)*	TOUTA3/CAPA3 (T16A2)*	-	P24MUX[1:0]/P24_27PMUX register
P25*	SOUT1 (UART)*	REMO (REMC)*	-	P25MUX[1:0]/P24_27PMUX register
P26*	SCLM (I2CM)*	SCLS (I2CS)*	-	P26MUX[1:0]/P24_27PMUX register
P27*	SDAM (I2CM)*	SDAS (I2CS)*	-	P27MUX[1:0]/P24_27PMUX register

	able 8.2.1	Input/Output Pin Function Selection
--	------------	-------------------------------------

\* Available only for the S1C17565/965

At initial reset, each I/O port pin (Pxy) is initialized for the default function ("Pin function 1" in Table 8.2.1).

Pins P12, P13, and P23 can also be used as the 16-bit PWM timer external clock input pins by setting them to input mode. The P15 pin can also be used as the 12-bit A/D converter external clock input pin by setting them to input mode. However, general-purpose input port function is also effective in this case.

For information on functions other than the I/O ports, see the descriptions of the peripheral modules indicated in parentheses. The sections below describe port functions with the pins set as general-purpose I/O ports.

## 8.3 Data Input/Output

### Data input/output control

The I/O ports allow selection of the data input/output direction for each bit using PxOENy/Px\_OEN register and PxIENy/Px\_IEN register. PxOENy enables and disables data output, while PxIENy enables and disables data input.

PxOENy output control	P <i>x</i> IEN <i>y</i> input control	P <i>x</i> PU <i>y</i> pull-up control	Port status
0	1	0	Functions as an input port (pull-up off). The port pin (external input signal) value can be read out from
			PxINy (input data). Output is disabled.
0	1	1	Functions as an input port (pull-up on). (Default) The port pin (external input signal) value can be read out from PxINy (input data). Output is disabled.
1	0	1 or 0	Functions as an output port (pull-up off). Input is disabled. The value read from PxINy (input data) is 0.

Table 8.3.1 Data Input/Output Status

PxOENy output control	P <i>x</i> IEN <i>y</i> input control	P <i>x</i> PU <i>y</i> pull-up control	Port status
1	1	1 or 0	Functions as an output port (pull-up off).
			Input is also enabled. The port pin value (output value) can be
			read out from PxINy (input data).
0	0	0	The pin is placed into high-impedance status (pull-up off).
			Output and input are both disabled. The value read from $PxINy$
			(input data) is 0.
0	0	1	The pin is placed into high-impedance status (pull-up on).
			Output and input are both disabled. The value read from PxINy
			(input data) is 0.

The input/output direction of ports with a peripheral module function selected is controlled by the peripheral module. PxOENy and PxIENy settings are ignored.

### Data input

To input the port pin status and read out the value, enable input by setting PxIENy to 1 (default).

To input an external signal, PxOENy should also be set to 0 (default). The I/O port is placed into high-impedance status and it functions as an input port (input mode). The port is pulled up if pull-up is enabled by  $PxPUy/Px_PU$  register.

In input mode, the input pin status can be read out directly from  $PxINy/Px_IN$  register. The value read will be 1 when the input pin is at High (HVDD) level and 0 when it is at Low (Vss) level.

The port pin status is always input when PxIENy is 1, even if output is enabled (PxOENy = 1) (output mode). In this case, the value actually output from the port can be read out from PxINy.

When PxIENy is set to 0, input is disabled, and 0 will be read out from PxINy.

#### Data output

To output data from the port pin, enable output by setting PxOENy to 1 (set to output mode). The I/O port then functions as an output port, and the value set in the  $PxOUTy/Px_OUT$  register is output from the port pin. The port pin outputs High (HV<sub>DD</sub>) level when PxOUTy is set to 1 and Low (Vss) level when set to 0. Note that the port will not be pulled up in output mode, even if pull-up is enabled by PxPUy.

Writing to PxOUTy is possible without affecting pin status, even in input mode.

### 8.4 Pull-up Control

The I/O port contains a pull-up resistor that can be enabled or disabled individually for each bit using  $PxPUy/Px_{-}$  PU register. Setting PxPUy to 1 (default) enables the pull-up resistor and pulls up the port pin in input mode. It will not be pulled up if set to 0. The PxPUy setting is ignored and not pulled up in output mode, regardless of how the PxIENy is set.

I/O ports that are not used should be set with pull-up enabled.

This pull-up setting is also enabled for ports for which the peripheral module function has been selected.

A delay will occur in the waveform rising edge depending on time constants such as pull-up resistance and pin load capacitance if the port pin is switched from Low level to High level through the internal pull-up resistor. An appropriate wait time must be set for the I/O port loading. The wait time set should be a value not less than that calculated from the following equation.

Wait time = RIN × (CIN + load capacitance on board) × 1.6 [s] RIN: pull-up resistance maximum value, CIN: pin capacitance maximum value

### 8.5 Chattering Filter Function

The I/O ports include a chattering filter circuit for key entry that can be disabled or enabled with a check time specified individually for the four Px[3:0] and Px[7:4] ports using  $PxCF1[2:0]/Px\_CHAT$  register and  $PxCF2[2:0]/Px\_CHAT$  register, respectively.

Table 6.6.1 Chattening Filter Fullotion Cettings					
PxCF1[2:0]/PxCF2[2:0]	Check time *				
0x7	16384/fpclk (8 ms)				
0x6	8192/fpclk (4 ms)				
0x5	4096/fpclk (2 ms)				
0x4	2048/fpclk (1 ms)				
0x3	1024/fpclk (512 μs)				
0x2	512/fpclк (256 µs)				
0x1	256/fpclk (128 µs)				
0x0	No check time (off)				

Table 8.5.1	Chattering Filter Function Settings
-------------	-------------------------------------

- **Notes:** An unexpected interrupt may occur after SLEEP status is canceled if the slp instruction is executed while the chattering filter function is enabled. The chattering filter must be disabled before placing the CPU into SLEEP status.
  - The chattering filter check time refers to the maximum pulse width that can be filtered. Generating an input interrupt requires a minimum input time of the check time and a maximum input time of twice the check time.
  - The Px port interrupt must be disabled before setting the Px\_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent Px port interrupt. Also the chattering filter circuit requires a maximum of twice the check time for stabilizing the operation status. Before enabling the interrupt, make sure that the stabilization time has elapsed.

# 8.6 Port Input Interrupt

The I/O ports include input interrupt functions.

Select which of the 20 ports (S1C17555/955) or 24 ports (S1C17565/965) are to be used for interrupts based on requirements. You can also select whether interrupts are generated for either the rising edge or falling edge of the input signals.

Figure 8.6.1 shows the port input interrupt circuit configuration.




Figure 8.6.1 Port Input Interrupt Circuit Configuration

### Interrupt port selection

Select the port generating an interrupt using PxIEy/Px\_IMSK register.

Setting PxIEy to 1 enables interrupt generation by the corresponding port. Setting to 0 (default) disables interrupt generation.

### Interrupt edge selection

Port input interrupts can be generated at either the rising edge or falling edge of the input signal. Select the edge used to generate interrupts using PxEDGEy/Px\_EDGE register.

Setting PxEDGEy to 1 generates port input interrupts at the input signal falling edge. Setting it to 0 (default) generates interrupts at the rising edge.

<sup>(</sup>Default: 0x0, \* when PCLK = 2 MHz)

### Interrupt flags

The ITC is able to accept three interrupt requests from the P0–P2 ports, and the P port module contains interrupt flags  $PxIFy/Px_IFLG$  register corresponding to the individual 24 ports to enable individual control of the 24 Pxy port interrupts. PxIFy is set to 1 at the specified edge (rising or falling edge) of the input signal. If the corresponding PxIEy has been set to 1, an interrupt request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

PxIFy is reset by writing 1.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes**: The P port module interrupt flag PxIFy must be reset in the interrupt handler routine after a port interrupt has occurred to prevent recurring interrupts.
  - To prevent generating unnecessary interrupts, reset the relevant PxIFy before enabling interrupts for the required port using PxIEy.

# 8.7 P0 Port Key-Entry Reset

Entering low level simultaneously to the ports (P00–P03) selected with software triggers an initial reset. The ports used for the reset function can be selected with the P0KRST[1:0]/P0\_KRST register.

Table 8.7.1 Configuration	of PU Port Key-Entry Reset
P0KRST[1:0]	Port used for resetting
0x3	P00, P01, P02, P03
0x2	P00, P01, P02
0x1	P00, P01
0x0	Not used

Table 8.7.1 Configuration of P0 Port Key-Ent	ry Reset
--	----------

(Default: 0x0)

For example, if P0KRST[1:0] is set to 0x3, an initial reset will take place when the four ports P00–P03 are set to low level at the same time.

**Note**: The P0 port key-entry reset function cannot be used for power-on reset as it must be enabled with software.

# 8.8 Control Register Details

	Table 8.8.1 List of I/O Port Control Registers										
Address		Register name	Function								
0x5200	P0_IN	P0 Port Input Data Register	P0 port input data								
0x5201	P0_OUT	P0 Port Output Data Register	P0 port output data								
0x5202	P0_OEN	P0 Port Output Enable Register	Enables P0 port outputs.								
0x5203	P0_PU	P0 Port Pull-up Control Register	Controls the P0 port pull-up resistor.								
0x5205	P0_IMSK	P0 Port Interrupt Mask Register	Enables P0 port interrupts.								
0x5206	P0_EDGE	P0 Port Interrupt Edge Select Register	Selects the signal edge for generating P0 port interrupts.								
0x5207	P0_IFLG	P0 Port Interrupt Flag Register	Indicates/resets the P0 port interrupt occurrence status.								
0x5208	P0_CHAT	P0 Port Chattering Filter Control Register	Controls the P0 port chattering filter.								
0x5209	P0_KRST	P0 Port Key-Entry Reset Configuration Register	Configures the P0 port key-entry reset function.								
0x520a	P0_IEN	P0 Port Input Enable Register	Enables P0 port inputs.								
0x5210	P1_IN	P1 Port Input Data Register	P1 port input data								
0x5211	P1_OUT	P1 Port Output Data Register	P1 port output data								
0x5212	P1_OEN	P1 Port Output Enable Register	Enables P1 port outputs.								
0x5213	P1_PU	P1 Port Pull-up Control Register	Controls the P1 port pull-up resistor.								
0x5215	P1_IMSK	P1 Port Interrupt Mask Register	Enables P1 port interrupts.								
0x5216	P1_EDGE	P1 Port Interrupt Edge Select Register	Selects the signal edge for generating P1 port interrupts.								
0x5217	P1_IFLG	P1 Port Interrupt Flag Register	Indicates/resets the P1 port interrupt occurrence status.								
0x5218	P1_CHAT	P1 Port Chattering Filter Control Register	Controls the P1 port chattering filter.								
0x521a	P1_IEN	P1 Port Input Enable Register	Enables P1 port inputs.								
0x5220	P2_IN	P2 Port Input Data Register	P2 port input data								
0x5221	P2_OUT	P2 Port Output Data Register	P2 port output data								
0x5222	P2_OEN	P2 Output Enable Register	Enables P2 port outputs.								
0x5223	P2_PU	P2 Port Pull-up Control Register	Controls the P2 port pull-up resistor.								

Address		Register name Function						
0x5225	225 P2_IMSK P2 Port Interrupt Mask Register		Enables P2 port interrupts.					
0x5226	P2_EDGE	P2 Port Interrupt Edge Select Register	Selects the signal edge for generating P2 port interrupts.					
0x5227	P2_IFLG	P2 Port Interrupt Flag Register	Indicates/resets the P2 port interrupt occurrence status.					
0x5228	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2 port chattering filter.					
0x522a	P2_IEN	P2 Port Input Enable Register	Enables P2 port inputs.					
0x52a0	P00_03PMUX	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.					
0x52a1	P04_07PMUX	P0[7:4] Port Function Select Register	Selects the P0[7:4] port functions.					
0x52a2	P10_13PMUX	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.					
0x52a3	P14_17PMUX	P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.					
0x52a4	P20_23PMUX	P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.					
0x52a5	P24_27PMUX	P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions. *					

\* Available only for the S1C17565/965

The I/O port registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### Px Port Input Data Registers (Px\_IN)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Px Port Input	0x5200	D7–0	P <i>x</i> IN[7:0]	Px[7:0] port input data	1 1 (H) 0 0 (L)	×	R	
Data Register (Px IN)	0x5210 0x5220							
(	(8 bits)							

\* The P2IN[7:4] bits are available only for the S1C17565/965.

### D[7:0] PxIN[7:0]: Px[7:0] Port Input Data Bits

The port pin status can be read out. (Default: external input status)

1 (R): High level

0 (R): Low level

PxINy corresponds directly to the Pxy pin. The pin voltage level can be read out when input is enabled (PxIENy = 1) (even if output is also enabled (PxOENy = 1)). The value read out will be 1 when the pin voltage is High and 0 when Low.

The value read out is 0 when input is disabled (PxIENy = 0).

Writing operations to the read-only PxINy is disabled.

### Px Port Output Data Registers (Px\_OUT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Px Port Output	0x5201	D7–0	PxOUT[7:0]	Px[7:0] port output data	1 1 (H) 0 0 (L)	0	R/W	
Data Register	0x5211							
(Px_OUT)	0x5221							
	(8 bits)							

\* The P2OUT[7:4] bits are available only for the S1C17565/965.

### D[7:0] PxOUT[7:0]: Px[7:0] Port Output Data Bits

Sets the data to be output from the port pin.

1 (R/W): High level

0 (R/W): Low level (default)

PxOUTy corresponds directly to the Pxy pins. The data written will be output unchanged from the port pins when output is enabled (PxOENy = 1). The port pin will be High when the data bit is set to 1 and Low when set to 0.

Port data can also be written when output is disabled (PxOENy = 0) (the pin status is unaffected).

### Px Port Output Enable Registers (Px\_OEN)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Px Port	0x5202	D7–0	PxOEN[7:0]	Px[7:0] port output enable	1 Enable 0 Disabl	e 0	R/W	
Output Enable	0x5212							
Register	0x5222							
(Px_OEN)	(8 bits)							

\* The P2OEN[7:4] bits are available only for the S1C17565/965.

### D[7:0] PxOEN[7:0]: Px[7:0] Port Output Enable Bits

Enables or disables port outputs. 1 (R/W): Enabled 0 (R/W): Disabled (default)

PxOENy is the output enable bit that corresponds directly to Pxy port. Setting to 1 enables output and the data set in PxOUTy is output from the port pin. Output is disabled when PxOENy is set to 0, and the port pin is set into high-impedance status. The peripheral module determines whether output is enabled or disabled when the port is used for a peripheral module function.

Refer to Table 8.3.1 for more information on input/output status for ports, including settings other than for the PxOEN register.

### Px Port Pull-up Control Registers (Px\_PU)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Px Port Pull-up Control Register (Px_PU)		D7–0	P <i>x</i> PU[7:0]	P <i>x</i> [7:0] port pull-up enable	1	Enable	0	Disable	1 (0xff)	R/W	

\* The P2PU[7:4] bits are available only for the S1C17565/965.

### D[7:0] PxPU[7:0]: Px[7:0] Port Pull-up Enable Bits

Enables or disables the pull-up resistor included in each port.

1 (R/W): Enabled (default)

0 (R/W): Disabled

PxPUy is the pull-up control bit that corresponds directly to the Pxy port. Setting to 1 enables the pullup resistor and the port pin will be pulled up when output is disabled (PxOENy = 0). When PxPUy is set to 0, the pin will not be pulled up.

When output is enabled (PxOENy = 1), the PxPUy setting is ignored, and the pin is not pulled up.

I/O ports that are not used should be set with pull-up enabled.

This pull-up setting is also enabled for ports for which the peripheral module input function is selected.

### Px Port Interrupt Mask Registers (Px\_IMSK)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Px Port	0x5205	D7–0	PxIE[7:0]	Px[7:0] port interrupt enable	1 Enable	0 Disable	0	R/W	
Interrupt Mask	0x5215								
Register	0x5225								
(Px_IMSK)	(8 bits)								

\* The P2IE[7:4] bits are available only for the S1C17565/965.

### D[7:0] PxIE[7:0]: Px[7:0] Port Interrupt Enable Bits

Enables or disables each port interrupt.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting PxIEy to 1 enables the corresponding Pxy port input interrupt, while setting to 0 disables the interrupt. Status changes for the input pins with interrupt disabled do not affect interrupt occurrence.

### Px Port Interrupt Edge Select Registers (Px\_EDGE)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Px Port	0x5206	D7–0	PxEDGE[7:0]	Px[7:0] port interrupt edge select	1	Falling edge 0	Rising edge	0	R/W	
Interrupt Edge	0x5216									
Select Register	0x5226									
(Px_EDGE)	(8 bits)									

\* The P2EDGE[7:4] bits are available only for the S1C17565/965.

### D[7:0] PxEDGE[7:0]: Px[7:0] Port Interrupt Edge Select Bits

Selects the input signal edge for generating each port interrupt.

1 (R/W): Falling edge

0 (R/W): Rising edge (default)

Port interrupts are generated at the input signal falling edge when PxEDGEy is set to 1 and at the rising edge when set to 0.

### Px Port Interrupt Flag Registers (Px\_IFLG)

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
P <i>x</i> Port Interrupt Flag Register (P <i>x</i> IFLG)	0x5207 0x5217 0x5227 (8 bits)	D7–0	P <i>x</i> IF[7:0]	Px[7:0] port interrupt flag	1	Cause of interrupt occurred	-	Cause of interrupt not occurred	-	R/W	Reset by writing 1.

\* The P2IF[7:4] bits are available only for the S1C17565/965.

#### D[7:0] PxIF[7:0]: Px[7:0] Port Interrupt Flag Bits

These are interrupt flags indicating the interrupt cause occurrence status.

- 1 (R): Interrupt cause occurred
- 0 (R): No interrupt cause occurred (default)
- 1 (W): Reset flag
- 0 (W): Ignored

PxIFy is the interrupt flag that corresponds directly to the Pxy port and is set to 1 at the specified edge (rising or falling edge) of the input signal. When the corresponding PxIEy/Px\_IMSK register has been set to 1, a port interrupt request signal is also output to the ITC at the same time. An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. PxIFy is reset by writing 1.

- **Notes:** The P port module interrupt flag PxIFy must be reset in the interrupt handler routine after a port interrupt has occurred to prevent recurring interrupts.
  - To prevent generating unnecessary interrupts, reset the relevant PxIFy before enabling interrupts for the required port using PxIEy/Px\_IMSK register.

### Px Port Chattering Filter Control Registers (Px\_CHAT)

				<b>_</b>	· –	/			
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Px Port	0x5208	D7	-	reserved	-	-	-	-	0 when being read.
Chattering	0x5218	D6-4	PxCF2[2:0]	Px[7:4] chattering filter time select	PxCF2[2:0]	Filter time	0x0	R/W	
Filter Control	0x5228				0x7	16384/fpclk			
Register	(8 bits)				0x6	8192/fpclk			
(P <i>x</i> _CHAT)					0x5	4096/fpclk			
					0x4	2048/fpclk			
					0x3	1024/fpclk			
					0x2	512/fpclk			
					0x1	256/fpclk			
					0x0	None			
		D3	-	reserved	-	-	-	-	0 when being read.
		D2–0	PxCF1[2:0]	Px[3:0] chattering filter time select	PxCF1[2:0]	Filter time	0x0	R/W	
					0x7	16384/fpclk			
					0x6	8192/fpclk			
					0x5	4096/fpclk			
					0x4	2048/fpclk			
					0x3	1024/fpclk			
					0x2	512/fpclk			
					0x1	256/fpclk			
					0x0	None			

#### D7 Reserved

#### \* The P2CF2[2:0] bits are available only for the S1C17565/965.

### D[6:4] PxCF2[2:0]: Px[7:4] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the Px[7:4] ports.

#### D3 Reserved

#### D[2:0] PxCF1[2:0]: Px[3:0] Chattering Filter Time Select Bits

Configures the chattering filter circuit for the Px[3:0] ports.

The I/O ports include a chattering filter circuit for key entry that can be disabled or enabled with a check time specified individually for the four Px[3:0] and Px[7:4] ports using PxCF1[2:0] and PxCF2[2:0], respectively.

PxCF1[2:0]/PxCF2[2:0]	Check time *
0x7	16384/fpclk (8 ms)
0x6	8192/fpclk (4 ms)
0x5	4096/fpclk (2 ms)
0x4	2048/fpclk (1 ms)
0x3	1024/fpclк (512 µs)
0x2	512/fpclk (256 µs)
0x1	256/fpclk (128 µs)
0x0	No check time (off)

Table 8.8.2 Chattering Filter Function Settings

- **Notes:** An unexpected interrupt may occur after SLEEP status is canceled if the slp instruction is executed while the chattering filter function is enabled. The chattering filter must be disabled before placing the CPU into SLEEP status.
  - The chattering filter check time refers to the maximum pulse width that can be filtered. Generating an input interrupt requires a minimum input time of the check time and a maximum input time of twice the check time.
  - The Px port interrupt must be disabled before setting the Px\_CHAT register. Setting the register while the interrupt is enabled may generate inadvertent Px interrupt. Also the chattering filter circuit requires a maximum of twice the check time for stabilizing the operation status. Before enabling the interrupt, make sure that the stabilization time has elapsed.

### P0 Port Key-Entry Reset Configuration Register (P0\_KRST)

Register name	Address	Bit	Name	Function	Setting			R/W	Remarks
P0 Port Key-	0x5209	D7–2	-	reserved	_		-	-	0 when being read.
Entry Reset	(8 bits)	D1–0	P0KRST[1:0]	P0 port key-entry reset	P0KRST[1:0]	Configuration	0x0	R/W	
Configuration				configuration	0x3	P0[3:0]			
Register					0x2	P0[2:0]			
(P0_KRST)					0x1	P0[1:0]			
					0x0	Disable			

#### D[7:2] Reserved

#### D[1:0] P0KRST[1:0]: P0 Port Key-Entry Reset Configuration Bits

Selects the port combination used for P0 port key-entry reset.

	, , ,
P0KRST[1:0]	Ports used for resetting
0x3	P00, P01, P02, P03
0x2	P00, P01, P02
0x1	P00, P01
0x0	Not used
	(Default: 0x0)

Table 8.8.3 P0 Port Key-Entry Reset Settings

The key-entry reset function performs an initial reset by inputting Low level simultaneously to the ports selected here. For example, if P0KRST[1:0] is set to 0x3, an initial reset is performed when the four ports P00 to P03 are simultaneously set to Low level.

Set P0KRST[1:0] to 0x0 when this reset function is not used.

**Note**: The P0 port key-entry reset function is disabled at initial reset and cannot be used for poweron reset.

# Px Port Input Enable Registers (Px\_IEN)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
Px Port Input	0x520a	D7–0	PxIEN[7:0]	Px[7:0] port input enable	1	Enable	0	Disable	1	R/W	
Enable Register	0x521a								(0xff)		
(P <i>x</i> _IEN)	0x522a										
	(8 bits)										

\* The P2IEN[7:4] bits are available only for the S1C17565/965.

<sup>(</sup>Default: 0x0, \* when PCLK = 2 MHz)

#### D[7:0] PxIEN[7:0]: Px[7:0] Port Input Enable Bits

Enables or disables port inputs. 1 (R/W): Enable (default) 0 (R/W): disable

PxIENy is the input enable bit that corresponds directly to the Pxy port. Setting to 1 enables input and the corresponding port pin input or output signal level can be read out from the Px\_IN register. Setting to 0 disables input.

Refer to Table 8.3.1 for more information on port input/output status, including settings other than for the Px\_IEN register.

### P0[3:0] Port Function Select Register (P00\_03PMUX)

Register name	Address	Bit	Name	Function	Sett	ting	Init.	R/W	Remarks
P0[3:0] Port	0x52a0	D7–6	P03MUX[1:0]	P03 port function select	P03MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved	1		
Register					0x2	reserved			
(P00_03PMUX)					0x1	#SPISS0			
					0x0	P03			
	ĺ	D5–4	P02MUX[1:0]	P02 port function select	P02MUX[1:0]	Function	0x0	R/W	
					0x3	SDAS			
					0x2	SDAM			
					0x1	SPICLK0			
					0x0	P02			
		D3–2	P01MUX[1:0]	P01 port function select	P01MUX[1:0]	Function	0x0	R/W	
					0x3	SCLS			
					0x2	SCLM			
					0x1	SDO0			
					0x0	P01			
		D1–0	P00MUX[1:0]	P00 port function select	P00MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SDI0			
					0x0	P00			

The P00 to P03 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P03MUX[1:0]: P03 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): #SPISS0 (SPI Ch.0) 0x0 (R/W): P03 port (default)

- D[5:4] P02MUX[1:0]: P02 Port Function Select Bits
  - 0x3 (R/W): SDAS (I2CS) 0x2 (R/W): SDAM (I2CM) 0x1 (R/W): SPICLK0 (SPI Ch.0) 0x0 (R/W): P02 port (default)
- D[3:2] P01MUX[1:0]: P01 Port Function Select Bits 0x3 (R/W): SCLS (I2CS) 0x2 (R/W): SCLM (I2CM) 0x1 (R/W): SDO0 (SPI Ch.0) 0x0 (R/W): P01 port (default)
- D[1:0] P00MUX[1:0]: P00 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SDI0 (SPI Ch.0) 0x0 (R/W): P00 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P0[7:4] Port	0x52a1	D7–6	P07MUX[1:0]	P07 port function select	P07MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SCLS			
(P04_07PMUX)					0x1	SCLM			
					0x0	P07			
		D5–4	P06MUX[1:0]	P06 port function select	P06MUX[1:0]	Function	0x0	R/W	
					0x3	#BFR			
					0x2	FOUTA			
					0x1	SCLK0			
					0x0	P06			
	[	D3–2	P05MUX[1:0]	P05 port function select	P05MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SOUT0			
					0x0	P05			
		D1–0	P04MUX[1:0]	P04 port function select	P04MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SIN0			
					0x0	P04			

### P0[7:4] Port Function Select Register (P04\_07PMUX)

The P04 to P07 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P07MUX[1:0]: P07 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SCLS (I2CS) 0x1 (R/W): SCLM (I2CM) 0x0 (R/W): P07 port (default)

### D[5:4] P06MUX[1:0]: P06 Port Function Select Bits 0x3 (R/W): #BFR (I2CS)

0x2 (R/W): FOUTA (CLG) 0x1 (R/W): SCLK0 (UART Ch.0) 0x0 (R/W): P06 port (default)

# D[3:2] P05MUX[1:0]: P05 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SOUT0 (UART Ch.0) 0x0 (R/W): P05 port (default)

### D[1:0] P04MUX[1:0]: P04 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SIN0 (UART Ch.0) 0x0 (R/W): P04 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[3:0] Port	0x52a2	D7–6	P13MUX[1:0]	P13 port function select	P13MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P10_13PMUX)					0x1	SPICLK1			
					0x0	P13(EXCL1)			
		D5–4	P12MUX[1:0]	P12 port function select	P12MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	SDO1			
					0x0	P12(EXCL0)			
		D3–2	P11MUX[1:0]	P11 port function select	P11MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUTA1/CAPA1			
					0x1	SDI1			
					0x0	P11			
		D1–0	P10MUX[1:0]	P10 port function select	P10MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDAS			
					0x1	SDAM			
					0x0	P10			

The P10 to P13 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P13MUX[1:0]: P13 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SPICLK1 (SPI Ch.1) 0x0 (R/W): P13 port/EXCL1 (T16A2 Ch.1) (default)

To use the P13 pin for EXCL1 input, P1OEN3/P1\_OEN register must be set to 0 and P1IEN3/P1\_IEN register must be set to 1.

#### D[5:4] P12MUX[1:0]: P12 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): SDO1 (SPI Ch.1) 0x0 (R/W): P12 port/EXCL0 (T16A2 Ch.0) (default)

To use the P12 pin for EXCL0 input, P1OEN2/P1\_OEN register must be set to 0 and P1IEN2/P1\_IEN register must be set to 1.

#### D[3:2] P11MUX[1:0]: P11 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): TOUTA1 (T16A2 Ch.1 comparator mode)/CAPA1 (T16A2 Ch.1 capture mode) 0x1 (R/W): SDI1 (SPI Ch.1) 0x0 (R/W): P11 port (default)

#### D[1:0] P10MUX[1:0]: P10 Port Function Select Bits 0x3 (R/W): Reserved 0x2 (R/W): SDAS (I2CS) 0x1 (R/W): SDAM (I2CM) 0x0 (R/W): P10 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[7:4] Port	0x52a3	D7–6	P17MUX[1:0]	P17 port function select	P17MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P14_17PMUX)					0x1	P17			
					0x0	DST2			
		D5–4	P16MUX[1:0]	P16 port function select	P16MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	P16			
					0x0	DSIO			
		D3–2	P15MUX[1:0]	P15 port function select	P15MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	reserved			
					0x1	reserved			
					0x0	P15(MSCLK)			
		D1–0	P14MUX[1:0]	P14 port function select	P14MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUTA0/CAPA0			
					0x1	#SPISS1			
					0x0	P14			

### P1[7:4] Port Function Select Register (P14\_17PMUX)

The P14 to P17 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P17MUX[1:0]: P17 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P17 port 0x0 (R/W): DST2 (DBG) (default)

#### D[5:4] P16MUX[1:0]: P16 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): P16 port 0x0 (R/W): DSIO (DBG) (default)

#### D[3:2] P15MUX[1:0]: P15 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): Reserved 0x1 (R/W): Reserved 0x0 (R/W): P15 port/MSCLK (ADC12SA2) (default)

To use the P15 pin for MSCLK input, P1OEN5/P1\_OEN register must be set to 0 and P1IEN5/P1\_IEN register must be set to 1.

#### D[1:0] P14MUX[1:0]: P14 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): TOUTA0 (T16A2 Ch.0 comparator mode)/CAPA0 (T16A2 Ch.0 capture mode) 0x1 (R/W): #SPISS1 (SPI Ch.1) 0x0 (R/W): P14 port (default)

				<u> </u>					
Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[3:0] Port	0x52a4	D7–6	P23MUX[1:0]	P23 port function select	P23MUX[1:0]	Function	0x0	R/W	* S1C17565/965
Function Select	(8 bits)				0x3	reserved			only
Register					0x2	SCLK1*			
(P20_23PMUX)					0x1	SPISS2			
					0x0	P23(EXCL2)			
		D5–4	P22MUX[1:0]	P22 port function select	P22MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	REMI*			
					0x1	SPICLK2			
					0x0	P22			
		D3–2	P21MUX[1:0]	P21 port function select	P21MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FOUTB			
					0x1	SDO2			
					0x0	P21			
		D1–0	P20MUX[1:0]	P20 port function select	P20MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUTA2/CAPA2			
					0x1	SDI2			
					0x0	P20			

### P2[3:0] Port Function Select Register (P20\_23PMUX)

The P20 to P23 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P23MUX[1:0]: P23 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): SCLK1 (UART Ch.1) [S1C17565/965] 0x1 (R/W): SPISS2 (SPI16) 0x0 (R/W): P23 port/EXCL2 (T16A2 Ch.2) (default)

To use the P23 pin for EXCL2 input, P2OEN3/P2\_OEN register must be set to 0 and P2IEN3/P2\_IEN register must be set to 1.

#### D[5:4] P22MUX[1:0]: P22 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): REMI (REMC) [S1C17565/965] 0x1 (R/W): SPICLK2 (SPI16) 0x0 (R/W): P22 port (default)

#### D[3:2] P21MUX[1:0]: P21 Port Function Select Bits

0x3 (R/W): Reserved 0x2 (R/W): FOUTB (CLG) 0x1 (R/W): SDO2 (SPI16) 0x0 (R/W): P21 port (default)

#### D[1:0] P20MUX[1:0]: P20 Port Function Select Bits 0x3 (R/W): Reserved

0x2 (R/W): TOUTA2 (T16A2 Ch.2 comparator mode)/CAPA2 (T16A2 Ch.2 capture mode) 0x1 (R/W): SDI2 (SPI16) 0x0 (R/W): P20 port (default)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[7:4] Port	0x52a5	D7–6	P27MUX[1:0]	P27 port function select	P27MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SDAS			
(P24_27PMUX)					0x1	SDAM			
					0x0	P27			
S1C17565/965		D5–4	P26MUX[1:0]	P26 port function select	P26MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SCLS			
					0x1	SCLM			
					0x0	P26			
		D3–2	P25MUX[1:0]	P25 port function select	P25MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	REMO			
					0x1	SOUT1			
					0x0	P25			
		D1–0	P24MUX[1:0]	P24 port function select	P24MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUTA3/CAPA3			
					0x1	SIN1			
					0x0	P24			

### P2[7:4] Port Function Select Register (P24\_27PMUX)

The P24 to P27 port pins are shared with the peripheral module pins. This register is used to select how the pins are used.

#### D[7:6] P27MUX[1:0]: P27 Port Function Select Bits (S1C17565/965)

0x3 (R/W): Reserved 0x2 (R/W): SDAS (I2CS) 0x1 (R/W): SDAM (I2CM) 0x0 (R/W): P27 port (default)

### D[5:4] P26MUX[1:0]: P26 Port Function Select Bits (S1C17565/965) 0x3 (R/W): Reserved 0x2 (R/W): SCLS (I2CS) 0x1 (R/W): SCLM (I2CM) 0x0 (R/W): P26 port (default)

### D[3:2] P25MUX[1:0]: P25 Port Function Select Bits (S1C17565/965) 0x3 (R/W): Reserved 0x2 (R/W): REMO (REMC) 0x1 (R/W): SOUT1 (UART Ch.1) 0x0 (R/W): P25 port (default)

#### D[1:0] P24MUX[1:0]: P24 Port Function Select Bits (S1C17565/965) 0x3 (R/W): Reserved 0x2 (R/W): TOUTA3 (T16A2 Ch.3 comparator mode)/CAPA3 (T16A2 Ch.3 capture mode) 0x1 (R/W): SIN1 (UART Ch.1) 0x0 (R/W): P24 port (default)


# **9 16-bit Timers (T16)**

# 9.1 T16 Module Overview

The S1C17555/565/955/965 includes three-channel 16-bit timer module (T16). The features of the T16 module are listed below.

- 16-bit presettable down counter with a 16-bit reload data register for setting the preset value
- Generates the SPI and I<sup>2</sup>C master operating clocks from the counter underflow signals.
- Generates underflow interrupt signals to the interrupt controller (ITC).
- Any desired time intervals and serial transfer rates can be programmed by selecting an appropriate count clock and preset value.

Figure 9.1.1 shows the T16 configuration.





Each channel of the T16 module consists of a 16-bit presettable down counter and a 16-bit reload data register holding the preset value. The timer counts down from the initial value set in the reload data register and outputs an underflow signal when the counter underflows. The underflow signal is used to generate an interrupt and an internal serial interface clock. The underflow cycle can be programmed by selecting the count clock and reload data, enabling the application program to obtain time intervals and serial transfer rates as required.

**Note**: All three T16 channels have the same functions except for the control register addresses. The description in this chapter applies to all channels. The '*x*' in the register name refers to the channel number (0 to 2).

Example: T16\_CTLx register

Ch.0: T16\_CTL0 register Ch.1: T16\_CTL1 register Ch.2: T16\_CTL2 register

# 9.2 Count Clock

The count clock is generated by dividing the PCLK clock into 1/1 to 1/16K. The division ratio can be selected from the 15 types shown below using DF[3:0]/T16\_CLKx register.

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 9.2.1 PCLK Division Ratio Selection

(Default: 0x0)

- **Notes:** The clock generator (CLG) must be configured to supply PCLK to the peripheral modules before running the timer.
  - Make sure the counter is halted before setting the count clock.

For detailed information on the CLG control, see the "Clock Generator (CLG)" chapter.

# 9.3 Count Mode

The T16 module features two count modes: repeat mode and one-shot mode. These modes are selected using TRMD/T16\_CTLx register.

#### Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets T16 to repeat mode.

In this mode, once the count starts, the timer continues running until stopped by the application program. When the counter underflows, the timer presets the reload data register value into the counter and continues the count. Thus, the timer periodically outputs an underflow pulse. T16 should be set to this mode to generate periodic interrupts at desired intervals or to generate a serial transfer clock.

#### One-shot mode (TRMD = 1)


Setting TRMD to 1 sets T16 to one-shot mode.

In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the reload data register value to the counter, then stops after an underflow has occurred. T16 should be set to this mode to set a specific wait time.

# 9.4 Reload Data Register and Underflow Cycle

The reload data register  $T16_TRx$  is used to set the initial value for the down counter.

The initial counter value set in the reload data register is preset to the down counter if the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the specified wait time, the intervals between periodic interrupts, and the programmable serial interface transfer clock.



The underflow cycle can be calculated as follows:

Underflow interval =  $\frac{TR + 1}{ct_c clk}$  [s] Underflow cycle =  $\frac{ct_c clk}{TR + 1}$  [Hz] ct\_clk: Count clock frequency [Hz] TR: Reload data (0–65535)

# 9.5 Timer Reset

The timer is reset by writing 1 to PRESER/T16\_CTLx register. The reload data is preset and the counter is initialized.

# 9.6 Timer RUN/STOP Control

Make the following settings before starting the timer.

- (1) Select the count clock. See Section 9.2.
- (2) Set the count mode (one-shot or repeat). See Section 9.3.
- (3) Calculate the initial counter value and set it to the reload data register. See Section 9.4.
- (4) Reset the timer to preset the counter to the initial value. See Section 9.5.
- (5) When using timer interrupts, set the interrupt level and enable interrupts for the relevant timer channel. See Section 9.8.


To start the timer, write 1 to PRUN/T16\_CTLx register.

The timer starts counting down from the initial value or from the current counter value if no initial value was preset. When the counter underflows, the timer outputs an underflow pulse and presets the counter to the initial value. An interrupt request is sent simultaneously to the interrupt controller (ITC).

In one-shot mode, the timer stops counting.

In repeat mode, the timer continues counting from the reloaded initial value.

Write 0 to PRUN to stop the timer via the application program. The counter stops counting and retains the current counter value until either the timer is reset or restarted. To restart the count from the initial value, the timer should be reset before writing 1 to PRUN.



# 9.7 T16 Output Signals

The T16 module outputs underflow pulses when the counter underflows.

These pulses are used for timer interrupt requests.

These pulses are also used to generate the serial transfer clock for the internal serial interface.

The clock generated is sent to the internal peripheral module, as shown below.

T16 Ch.1 output clock  $\rightarrow$  SPI

T16 Ch.2 output clock  $\rightarrow$  I<sup>2</sup>C master

Use the following equations to calculate the reload data register value for obtaining the desired transfer rate:

SPI  $TR = \frac{ct\_clk}{bps \times 2} - 1$ I<sup>2</sup>C master  $TR = \frac{ct\_clk}{bps \times 4} - 1$ ct\\_clk: Count clock frequency (Hz)
TR: Reload data (0–65535)

bps: Transfer rate (bits/s)

# 9.8 T16 Interrupts

Each channel of the T16 module outputs an interrupt request to the interrupt controller (ITC) when the counter underflows.

#### **Underflow interrupt**

When the counter underflows, the interrupt flag T16IF/T16\_INT*x* register, which is provided for each channel in the T16 module, is set to 1. At the same time, an interrupt request is sent to the ITC if T16IE/T16\_INT*x* register has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If T16IE is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The T16 module interrupt flag T16IF must be reset in the interrupt handler routine after a T16 interrupt has occurred to prevent recurring interrupts.
  - Reset T16IF before enabling T16 interrupts with T16IE to prevent occurrence of unwanted interrupt. T16IF is reset by writing 1.

# 9.9 Control Register Details

Address		Register name	Function
0x4220	T16_CLK0	T16 Ch.0 Count Clock Select Register	Selects a count clock.
0x4222	T16_TR0	T16 Ch.0 Reload Data Register	Sets reload data.
0x4224	T16_TC0	T16 Ch.0 Counter Data Register	Counter data
0x4226	T16_CTL0	T16 Ch.0 Control Register	Sets the timer mode and starts/stops the timer.
0x4228	T16_INT0	T16 Ch.0 Interrupt Control Register	Controls the interrupt.
0x4240	T16_CLK1	T16 Ch.1 Count Clock Select Register	Selects a count clock.
0x4242	T16_TR1	T16 Ch.1 Reload Data Register	Sets reload data.
0x4244	T16_TC1	T16 Ch.1 Counter Data Register	Counter data
0x4246	T16_CTL1	T16 Ch.1 Control Register	Sets the timer mode and starts/stops the timer.
0x4248	T16_INT1	T16 Ch.1 Interrupt Control Register	Controls the interrupt.
0x4260	T16_CLK2	T16 Ch.2 Count Clock Select Register	Selects a count clock.
0x4262	T16_TR2	T16 Ch.2 Reload Data Register	Sets reload data.
0x4264	T16_TC2	T16 Ch.2 Counter Data Register	Counter data
0x4266	T16_CTL2	T16 Ch.2 Control Register	Sets the timer mode and starts/stops the timer.
0x4268	T16_INT2	T16 Ch.2 Interrupt Control Register	Controls the interrupt.

#### Table 9.9.1 List of T16 Registers

The T16 registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### T16 Ch.x Count Clock Select Registers (T16\_CLKx)

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.x Count	0x4220	D15–4	-	reserved		_	-	-	0 when being read.
Clock Select	0x4240	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCL
Register	0x4260				0xf	reserved	1		
T16_CLKx)	(16 bits)				0xe	1/16384			
					0xd	1/8192			
					0xc	1/4096			
					0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
			[		0x3	1/8			
			[		0x2	1/4			
					0x1	1/2			
					0x0	1/1			

#### D[15:4] Reserved

#### D[3:0] DF[3:0]: Count Clock Division Ratio Select Bits

Selects a PCLK division ratio to generate the count clock.

Table 9.9.2 PCLK Division Ratio Selection

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

### T16 Ch.x Reload Data Registers (T16\_TRx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16 Ch. <i>x</i>	0x4222	D15–0	TR[15:0]	Reload data	0x0 to 0xffff	0x0	R/W	
Reload Data	0x4242			TR15 = MSB				
Register	0x4262			TR0 = LSB				
(T16_TR <i>x</i> )	(16 bits)							

#### D[15:0] TR[15:0]: Reload Data Bits

Sets the counter initial value. (Default: 0x0)

The reload data set in this register is preset to the counter when the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the desired wait time, the intervals between periodic interrupts, and the programmable serial interface transfer clock.

### T16 Ch.x Counter Data Registers (T16\_TCx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16 Ch.x	0x4224	D15-0	TC[15:0]	Counter data	0x0 to 0xffff	0xffff	R	
Counter Data	0x4244			TC15 = MSB				
Register	0x4264			TC0 = LSB				
(T16_TC <i>x</i> )	(16 bits)							

#### D[15:0] TC[15:0]: Counter Data Bits

The counter data can be read out. (Default: 0xffff) This register is read-only and cannot be written to.

### T16 Ch.x Control Registers (T16\_CTLx)

Register name	Address	Bit	Name	Function	Setting					R/W	Remarks
T16 Ch.x	0x4226	D15–5	-	reserved	_				-	-	Do not write 1.
<b>Control Register</b>	0x4246										
(T16_CTLx)	0x4266	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
	(16 bits)	D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	PRESER	Timer reset	1 Reset		0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1 Run 0 Stop		Stop	0	R/W		

#### D[15:5] Reserved (Do not write 1.)

#### D4 TRMD: Count Mode Select Bit

Selects the count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets the timer to repeat mode. In this mode, once the count starts, the timer continues to run until stopped by the application program. When the counter underflows, the timer presets the counter to the reload data register value and continues the count. Thus, the timer periodically outputs an underflow pulse. Set the timer to this mode to generate periodic interrupts at desired intervals or to generate a serial transfer clock.

Setting TRMD to 1 sets the timer to one-shot mode. In this mode, the 16-bit timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the counter to the reload data register value, then stops when an underflow occurs. Set the timer to this mode to set a specific wait time.

#### D[3:2] Reserved

#### D1 PRESER: Timer Reset Bit

Resets the timer.

- 1 (W): Reset
- 0 (W): Ignored

0 (R): Always 0 when read (default)

Writing 1 to this bit presets the counter to the reload data value.

#### D0 PRUN: Timer Run/Stop Control Bit

Controls the timer RUN/STOP. 1 (R/W): Run 0 (R/W): Stop (default)

The timer starts counting when PRUN is written as 1 and stops when written as 0. When the timer is stopped, the counter data is retained until reset or until the next RUN state.

### T16 Ch.x Interrupt Control Registers (T16\_INTx)

Register name	Address	Bit	Name	Function	Setting				Init.	R/W	Remarks
T16 Ch.x	0x4228	D15–9	-	reserved			_		-	-	0 when being read.
Interrupt	0x4248	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved		-	-		-	-	0 when being read.
(T16_INT <i>x</i> )	(16 bits)	D0	T16IF	T16 interrupt flag	1	Cause of	0 0	Cause of	0	R/W	Reset by writing 1.
						interrupt	i	nterrupt not			
						occurred	0	occurred			

#### D[15:9] Reserved

#### D8 T16IE: T16 Interrupt Enable Bit

Enables or disables interrupts caused by counter underflows for each channel. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting T16IE to 1 enables T16 interrupt requests to the ITC; setting to 0 disables interrupts.

#### D[7:1] Reserved

#### D0 T16IF: T16 Interrupt Flag Bit

Indicates whether the cause of counter underflow interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

T16IF is the T16 module interrupt flag that is set to 1 when the counter underflows. T16IF is reset by writing 1.

# **10** Fine Mode 16-bit Timers (T16F)

# 10.1 T16F Module Overview

The S1C17555/565/955/965 includes two-channel fine mode 16-bit timer module (T16F). The features of the T16F module are listed below.

- 16-bit presettable down counter with a 16-bit reload data register for setting the preset value
- Generates underflow interrupt signals to the interrupt controller (ITC).
- Any desired time intervals can be programmed by selecting an appropriate count clock and preset value.
- Fine mode is provided to make fine adjustment of interrupt intervals.

Figure 10.1.1 shows the T16F configuration.




Figure 10.1.1 T16F Configuration (1 Channel)

Each channel of the T16F module consists of a 16-bit presettable down counter and a 16-bit reload data register holding the preset value. The timer counts down from the initial value set in the reload data register and outputs an underflow signal when the counter underflows. The underflow signal is used to generate an interrupt. The underflow cycle can be programmed by selecting the count clock and reload data, enabling the application program to obtain time intervals as required.

**Note**: Both T16F channels have the same functions except for the control register addresses. The description in this chapter applies to both channels. The '*x*' in the register name refers to the channel number (0 or 1).

Example: T16F\_CTLx register

Ch.0: T16F\_CTL0 register Ch.1: T16F\_CTL1 register

# 10.2 Count Clock

The count clock is generated by dividing the PCLK clock into 1/1 to 1/16K. The division ratio can be selected from the 15 types shown below using DF[3:0]/T16F\_CLKx register.

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 10.2.1 PCLK Division Ratio Selection

(Default: 0x0)

- **Notes:** The clock generator (CLG) must be configured to supply PCLK to the peripheral modules before running the timer.
  - Make sure the counter is halted before setting the count clock.

For detailed information on the CLG control, see the "Clock Generator (CLG)" chapter.

# 10.3 Count Mode

The T16F module features two count modes: repeat mode and one-shot mode. These modes are selected using TRMD/T16F\_CTLx register.

#### Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets T16F to repeat mode.

In this mode, once the count starts, the timer continues running until stopped by the application program. When the counter underflows, the timer presets the reload data register value into the counter and continues the count. Thus, the timer periodically outputs an underflow pulse. T16F should be set to this mode to generate periodic interrupts.

#### One-shot mode (TRMD = 1)


Setting TRMD to 1 sets T16F to one-shot mode.

In this mode, the timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the reload data register value to the counter, then stops after an underflow has occurred. T16F should be set to this mode to set a specific wait time.

# 10.4 Reload Data Register and Underflow Cycle

The reload data register  $T16F_TRx$  is used to set the initial value for the down counter.

The initial counter value set in the reload data register is preset to the down counter if the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the specified wait time and the intervals between periodic interrupts.



The underflow cycle can be calculated as follows:

Underflow interval =  $\frac{TR + 1}{ct_c clk}$  [s] Underflow cycle =  $\frac{ct_c clk}{TR + 1}$  [Hz] ct\_clk: Count clock frequency [Hz] TR: Reload data (0–65535)

# 10.5 Timer Reset

The timer is reset by writing 1 to PRESER/T16F\_CTLx register. The reload data is preset and the counter is initialized.

# 10.6 Timer RUN/STOP Control

Make the following settings before starting the timer.

- (1) Select the count clock. See Section 10.2.
- (2) Set the count mode (one-shot or repeat). See Section 10.3.
- (3) Calculate the initial counter value and set it to the reload data register. See Section 10.4.
- (4) Reset the timer to preset the counter to the initial value. See Section 10.5.
- (5) When using timer interrupts, set the interrupt level and enable interrupts for the relevant timer channel. See Section 10.8.

To start the timer, write 1 to PRUN/T16F\_CTLx register.


The timer starts counting down from the initial value or from the current counter value if no initial value was preset. When the counter underflows, the timer outputs an underflow pulse and presets the counter to the initial value. An interrupt request is sent simultaneously to the interrupt controller (ITC).

In one-shot mode, the timer stops counting.

In repeat mode, the timer continues counting from the reloaded initial value.

Write 0 to PRUN to stop the timer via the application program. The counter stops counting and retains the current counter value until either the timer is reset or restarted. To restart the count from the initial value, the timer should be reset before writing 1 to PRUN.

#### 10 FINE MODE 16-BIT TIMERS (T16F)




# 10.7 Fine Mode

Fine mode provides an interrupt interval fine adjustment function. Fine mode extends the interrupt cycle by delaying the underflow pulse from the counter. This delay can be specified with the TFMD[3:0]/T16F\_CTLx register. TFMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the interrupt cycle by one count clock cycle.

TFMD[3:0]							Un	derflov	w numb	ber						
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	1	-	Ι	-	Ι	-	1	-	-	-	Ι	-	-	-	-
0x1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	D
0x2	-	-	-	-	-	-	-	D	-	-	-	1	-	-	-	D
0x3	-	-	-	-	-	-	-	D	-	-	-	D	-	-	-	D
0x4	-	-	-	D	-	-	-	D	-	-	-	D	-	-	-	D
0x5	-	-	-	D	-	-	-	D	-	-	-	D	-	D	-	D
0x6	-	-	-	D	-	D	-	D	-	-	-	D	-	D	-	D
0x7	-	-	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x8	-	D	-	D	-	D	-	D	-	D	-	D	-	D	-	D
0x9	-	D	-	D	-	D	-	D	-	D	-	D	-	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	-	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	-	D	D	D	-	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
Oxf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Table 10.7.1 Delay Patterns Specified by TFMD[3:0]



At initial reset, TFMD[3:0] is set to 0x0, preventing insertion of delay cycles.

Seiko Epson Corporation S1C17555/565/955/965 TECHNICAL MANUAL (Bey. 1.0)

# 10.8 T16F Interrupts

Each channel of the T16F module outputs an interrupt request to the interrupt controller (ITC) when the counter underflows.

#### **Underflow interrupt**

When the counter underflows, the interrupt flag T16FIF/T16F\_INTx register, which is provided for each channel in the T16F module, is set to 1. At the same time, an interrupt request is sent to the ITC if T16FIE/T16F\_INTx register has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If T16FIE is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The T16F module interrupt flag T16FIF must be reset in the interrupt handler routine after a T16F interrupt has occurred to prevent recurring interrupts.
  - Reset T16FIF before enabling T16F interrupts with T16FIE to prevent occurrence of unwanted interrupt. T16FIF is reset by writing 1.

	Table 10.9.1 List of T16F Registers									
Address		Register name	Function							
0x4200	T16F_CLK0	T16F Ch.0 Count Clock Select Register	Selects a count clock.							
0x4202	T16F_TR0	T16F Ch.0 Reload Data Register	Sets reload data.							
0x4204	T16F_TC0	T16F Ch.0 Counter Data Register	Counter data							
0x4206	T16F_CTL0	T16F Ch.0 Control Register	Sets the timer mode and starts/stops the timer.							
0x4208	T16F_INT0	T16F Ch.0 Interrupt Control Register	Controls the interrupt.							
0x4280	T16F_CLK1	T16F Ch.1 Count Clock Select Register	Selects a count clock.							
0x4282	T16F_TR1	T16F Ch.1 Reload Data Register	Sets reload data.							
0x4284	T16F_TC1	T16F Ch.1 Counter Data Register	Counter data							
0x4286	T16F_CTL1	T16F Ch.1 Control Register	Sets the timer mode and starts/stops the timer.							
0x4288	T16F_INT1	T16F Ch.1 Interrupt Control Register	Controls the interrupt.							

# **10.9 Control Register Details**

The T16F registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

# T16F Ch.x Count Clock Select Registers (T16F\_CLKx)

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16F Ch.x	0x4200	D15–4	-	reserved		-	-	-	0 when being read.
Count Clock	0x4280	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Select Register	(16 bits)				0xf	reserved	1		
(T16F_CLKx)					0xe	1/16384			
,					0xd	1/8192			
					0xc	1/4096			
					0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

#### D[15:4] Reserved

#### D[3:0] DF[3:0]: Count Clock Division Ratio Select Bits

Selects a PCLK division ratio to generate the count clock.

DF[3:0]	Division ratio	DF[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
Охс	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 10.9.2 PCLK Division Ratio Selection

(Default: 0x0)

Note: Make sure the counter is halted before setting the count clock.

### T16F Ch.x Reload Data Registers (T16F\_TRx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16F Ch.x	0x4202	D15–0	TR[15:0]	Reload data	0x0 to 0xffff	0x0	R/W	
Reload Data	0x4282			TR15 = MSB				
Register	(16 bits)			TR0 = LSB				
(T16F_TRx)								

#### D[15:0] TR[15:0]: Reload Data Bits

Sets the counter initial value. (Default: 0x0)

The reload data set in this register is preset to the counter when the timer is reset or the counter underflows. If the timer is started after resetting, it counts down from the reload value (initial value). This means that the reload value and the input clock frequency determine the time elapsed from the point at which the timer starts until the underflow occurs (or between underflows). The time determined is used to obtain the desired wait time and the intervals between periodic interrupts.

### T16F Ch.x Counter Data Registers (T16F\_TCx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16F Ch.x	0x4204	D15–0	TC[15:0]	Counter data	0x0 to 0xffff	0xffff	R	
Counter Data	0x4284			TC15 = MSB				
Register	(16 bits)			TC0 = LSB				
(T16F_TC <i>x</i> )								

#### D[15:0] TC[15:0]: Counter Data Bits

The counter data can be read out. (Default: 0xffff) This register is read-only and cannot be written to.

# T16F Ch.x Control Registers (T16F\_CTLx)


Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16F Ch.x	0x4206	D15-12	-	reserved		-	_		-	-	0 when being read.
Control Register	0x4286	D11-8	TFMD[3:0]	Fine mode setup		0x0	to C	)xf	0x0	R/W	Set a number of times
(T16F_CTLx)	(16 bits)			-							to insert delay into a
											16-underflow period.
		D7–5	-	reserved			_		-	-	0 when being read.
		D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
		D3–2	-	reserved			_	•	-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	1
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	

#### D[15:12] Reserved

#### D[11:8] TFMD[3:0]: Fine Mode Setup Bits

Makes fine adjustment of the underflow cycle. (Default: 0x0)

TFMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the interrupt cycle by one count clock cycle.



#### Table 10.9.3 Delay Patterns Specified by TFMD[3:0]

#### D[7:5] Reserved

#### D4 TRMD: Count Mode Select Bit

Selects the count mode.

1 (R/W): One-shot mode

0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets the timer to repeat mode. In this mode, once the count starts, the timer continues to run until stopped by the application program. When the counter underflows, the timer presets the counter to the reload data register value and continues the count. Thus, the timer periodically outputs an underflow pulse. Set the timer to this mode to generate periodic interrupts.

Setting TRMD to 1 sets the timer to one-shot mode. In this mode, the fine mode 16-bit timer stops automatically as soon as the counter underflows. This means only one interrupt can be generated after the timer starts. Note that the timer presets the counter to the reload data register value, then stops when an underflow occurs. Set the timer to this mode to set a specific wait time.

#### D[3:2] Reserved

#### D1 PRESER: Timer Reset Bit

Resets the timer.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit presets the counter to the reload data value.

#### D0 PRUN: Timer Run/Stop Control Bit

Controls the timer RUN/STOP. 1 (R/W): Run 0 (R/W): Stop (default)

The timer starts counting when PRUN is written as 1 and stops when written as 0. When the timer is stopped, the counter data is retained until reset or until the next RUN state.

### T16F Ch.x Interrupt Control Registers (T16F\_INTx)

		-		•							
Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16F Ch.x	0x4208	D15–9	-	reserved			_		-	-	0 when being read.
Interrupt	0x4288	D8	T16FIE	T16F interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register	(16 bits)	D7–1	-	reserved		•	-		-	-	0 when being read.
(T16F_INT <i>x</i> )		D0	T16FIF	T16F interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

#### D[15:9] Reserved

#### D8 T16FIE: T16F Interrupt Enable Bit

Enables or disables interrupts caused by counter underflows for each channel.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting T16FIE to 1 enables T16F interrupt requests to the ITC; setting to 0 disables interrupts.

#### D[7:1] Reserved

#### D0 T16FIF: T16F Interrupt Flag Bit

Indicates whether the cause of counter underflow interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

T16FIF is the T16F module interrupt flag that is set to 1 when the counter underflows. T16FIF is reset by writing 1.

# 11 16-bit PWM timers (T16A2)

# 11.1 T16A2 Module Overview

The S1C17555/565/955/965 includes a 16-bit PWM timer (T16A2) module that consists of four channels of counter blocks and comparator/capture blocks. This timer can be used as an interval timer, PWM waveform generator, external event counter and a count capture unit to measure external event periods.

The features of T16A2 are listed below.

- · Four channels of 16-bit up counter blocks
- Four channels of comparator/capture blocks to which a counter block to be connected is selectable.
- Allows selection of a count clock asynchronously with the CPU clock.
- Supports event counter function using an external clock.
- The comparator compares the counter value with two specified comparison values to generate interrupts and a PWM waveform.
- The capture unit captures counter values using an external trigger signal and generates interrupts.
- A 12-bit A/D converter trigger signal can be output from T16A2 Ch.3.

Figure 11.1.1 shows the T16A2 configuration.




Figure 11.1.1 T16A2 Configuration

#### **Clock controller**

T16A2 includes four channels of clock controllers that generate the count clock for the counters. The clock source and division ratio can be selected with software.

#### 11 16-BIT PWM TIMERS (T16A2)

#### **Counter block**

The counter block includes a 16-bit up-counter that operates with an IOSC, OSC3 (S1C17565/965 only), or OSC1 division clock, or the external count clock input from outside the IC. The T16A2 module allows software to run and stop the counter of each channel, and to reset the counter value (cleared to 0) as well as selection of the count clock. The counter can also be reset by the compare B signal output from the comparator/capture block.

#### **Comparator/capture block**

The comparator/capture block provides a counter comparison function (comparator mode) and a count capture function (capture mode). When comparator mode is selected via software, the comparator/capture block can be used as a PWM waveform or clock generator. When capture mode is selected, this block can be used as a count capture unit for measuring external event periods/cycles. The comparator circuit generates the compare A and B signals that represent matching between compare A/B register values (set via software) and the counter value, and outputs the signals to the TOUT control circuit and the interrupt control circuit. The TOUT control circuit generates a PWM or other signal from the compare A and B signals and outputs it to the external TOUTAx pin. The T16A2 Ch.3 compare B signal can also be used as a trigger signal for the 12-bit A/D converter. The capture circuit loads the counter value to the capture A register using the CAPAx input signal that represents external events issued as a trigger. The interrupt control circuit outputs an interrupt signal to the interrupt controller (ITC) module according to the interrupt condition that has been set.

Comparator mode and capture mode cannot be used simultaneously in the same channel.

#### Combination of counter block channel and comparator/capture block channel

Generally, a counter block is connected to the comparator/capture block with the same channel number. The counter block and the comparator/capture block in different channels can also be connected. This allows a counter to use two or more comparator/capture blocks (details are described later).

**Note**: Each channel of the T16A2 module has the same functions except for the control register addresses. The description in this section applies to all channels of the T16A2 module otherwise a channel number is specified. The '*x*' in the register name refers to the channel number (0 to 3). Example: T16A CTL*x* register

> Ch.0: T16A\_CTL0 register Ch.1: T16A\_CTL1 register Ch.2: T16A\_CTL2 register Ch.3: T16A\_CTL3 register

# 11.2 T16A2 Input/Output Pins

Table 11.2.1 lists the input/output pins for the T16A2 module.

Pin name		I/O	Qty	Function				
EXCL0 (for Ch EXCL1 (for Ch EXCL2 (for Ch MSCLK (for Ch	.1) .2)	I	4	External clock input pins Inputs an external clock for the event counter function. The MSCLK input clock for T16A2 Ch.3 is also used in the 12-bit A/D converter if an external clock is selected.				
CAPA0 (for Ch CAPA1 (for Ch CAPA2 (for Ch CAPA3 (for Ch	.0) .1) .2)	I	4	Counter-capture trigger signal input pins (effective in capture mode) The specified edge (falling edge, rising edge, or both) of the signal input to the CAPA <i>x</i> pin captures the counter data into the capture A register.				
TOUTA0 (for Ch TOUTA1 (for Ch TOUTA2 (for Ch TOUTA2 (for Ch	.1) .2)	0	4	Timer generating signal output pins (effective in comparator mode) Each channel can output the signals generated from the TOUTA <i>x</i> pin.				

Table 11.2.1 List of T16A2 Pins


\* Available only for S1C17565/965

The T16A2 input/output pins (EXCL*x*, MSCLK, CAPA*x*, TOUTA*x*) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as T16A2 input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 11.3 Count Clock

The clock controller includes a clock source selector, dividers, and a gate circuit for controlling the count clock. The count clock can be controlled in each channel individually.



#### Clock source selection

The clock source can be selected from IOSC, OSC3, OSC1, or external clock using CLKSRC[1:0]/T16A\_CLK*x* register.

	Clock	source
CLKSRC[1:0]	S1C17555/955	S1C17565/965
0x3	External clock (	EXCLx/MSCLK)
0x2	Reserved	OSC3
0x1	OSC1	OSC1
0x0	IOSC	IOSC

Table 11.3.1 Clock Source Selection
-------------------------------------

(Default: 0x0)

When external clock is selected, the timer can be used as an event counter or for measuring pulse widths by inputting an external clock or pulses. The table below lists the external clock input pins. It is not necessary to switch their pin functions from general-purpose I/O port. However, do not set the I/O port to output mode.

	•
Channel	External clock input pin
T16A2 Ch.0	EXCL0
T16A2 Ch.1	EXCL1
T16A2 Ch.2	EXCL2
T16A2 Ch.3	MSCLK*

Table 11.3.2 Exte	rnal Clock Input Pins
-------------------	-----------------------

\* MSCLK is also used as the ADC12SA2 external clock input pin (S1C17565/965).

#### Internal clock division ratio selection

When an internal clock (IOSC, OSC3, or OSC1) is selected, use CLKDIV[3:0]/T16A\_CLKx register to select the division ratio.

	Division I	ratio			
CLKDIV[3:0]	Clock source = IOSC or OSC3	Clock source = OSC1			
0xf	1/32768 Reserved				
0xe	1/16384	Reserved			
0xd	1/8192	Reserved			
0xc	1/4096	Reserved			
0xb	1/2048	Reserved			
0xa	1/1024	Reserved			
0x9	1/512	Reserved			
0x8	1/256	3			
0x7	1/128	3			
0x6	1/64				
0x5	1/32				
0x4	1/16				
0x3	1/8				
0x2	1/4				
0x1	1/2				
0x0	1/1				

Table 11.3.3 Internal Clock Division Ratio Selection

(Default: 0x0)

#### **Clock enable**

Clock supply to the counter is controlled using CLKEN/T16A\_CLKx register. The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock generated as above to the counter. If T16A2 is not required, disable the clock supply to reduce current consumption.

#### Multi-comparator/capture mode

The T16A2 module allows a counter channel to be connected to multiple comparator/capture channels (multicomparator/capture mode). In this case, all channels must be clocked with the Ch.0 clock. Use MULTIMD/ T16A\_CLK0 register to supply the Ch.0 clock to all channels. When using T16A2 in multi-comparator/capture mode, set MULTIMD to 1. When connecting the counter and comparator/capture block in the same channel (normal channel mode), set MULTIMD to 0 (default).

Note: Make sure the T16A2 count is stopped before setting the count clock.

# 11.4 T16A2 Operating Modes

The T16A2 module provides some operating modes to support various usages. This section describes the functions of each operating mode and how to enter the mode.

### 11.4.1 Comparator Mode and Capture Mode

The comparator/capture block includes two registers, T16A\_CCAx and T16A\_CCBx. The T16A\_CCAx register can be set to comparator mode or capture mode using CCAMD/T16A\_CCCTLx register. When CCAMD is set to 0, comparator mode is selected; when it is set to 1, capture mode is selected. The T16A\_CCBx register supports comparator mode only.

#### Comparator mode (CCAMD = 0, default) \* Supported by both T16A\_CCAx and T16A\_CCBx

The comparator mode compares the counter value and the comparison value set via software. It generates an interrupt and toggles the timer output signal level when the values are matched. The T16A\_CCAx and T16A\_CCBx registers function as the compare A and compare B registers that are used for loading compare values in this mode.

When the counter reaches the value set in the compare A register during counting, the comparator asserts the compare A signal. At the same time the compare A interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt has been enabled.

When the counter reaches the value set in the compare B register, the comparator asserts the compare B signal. At the same time the compare B interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt is enabled. Furthermore, the counter is reset to 0.

The compare A period (time from start of counting to occurrence of a compare A interrupt) and the compare B period (time from start of counting to occurrence of a compare B interrupt) can be calculated as follows:

Compare A period = (CCA + 1) / ct\_clk [second]

Compare B period =  $(CCB + 1) / ct_clk$  [second]

CCA: Compare A register value set (0 to 65535)

CCB: Compare B register value set (0 to 65535)

ct\_clk: Count clock frequency [Hz]

The compare A and compare B signals are also used to generate a timer output waveform (TOUT). See Section 11.6, "Timer Output Control," for more information. To generate PWM waveform, T16A2 must be set to comparator mode.

The compare B signal of T16A2 Ch.3 is also used as a conversion trigger signal for the 12-bit A/D converter.

#### **Compare buffers**

The compare buffer is used to synchronize the comparison data update timings and the counter operation. Setting CBUFEN/T16A\_CTLx register to 1 enables the compare buffer. The compare A and B signals will be generated by comparing the counter values with the compare A and B buffer values instead of the compare A and B register values. The compare A and B register values written via software are loaded to the compare A and B buffers when the compare B signal is generated.

#### Capture mode (CCAMD = 1) \* Supported by T16A\_CCAx only

The capture mode captures the counter value when an external event such as a key entry occurs (at the specified edge of the external input signal). In this mode, the T16A\_CCAx register functions as the capture A register.

The table below lists the input pins of the external trigger signals used for capturing counter values. The pin function of the corresponding ports must be switched for trigger input in advance. See the "I/O Ports (P)" chapter for switching the pin function.

Table There is be bounder outplate mgger olghar mpart mo						
Channel	Capture A trigger input pins					
T16A2 Ch.0	CAPA0					
T16A2 Ch.1	CAPA1					
T16A2 Ch.2	CAPA2					
T16A2 Ch.3	CAPA3					

Table 11.4.1.1	List of Counter	Capture	Trigger	Signal	Input Pins
----------------	-----------------	---------	---------	--------	------------

The trigger edge of the signal can be selected using the CAPATRG[1:0]/T16A\_CCCTLx register .

······						
CAPATRG[1:0]	Trigger edge					
0x3	Falling edge and rising edge					
0x2	Falling edge					
0x1	Rising edge					
0x0 Not triggered						

Table 11.4.1.2 Capture Trigger Edge Selection

(Default: 0x0)

When a specified trigger edge is input during counting, the current counter value is loaded to the capture A register. At the same time the capture A interrupt flag is set and the interrupt signal of the timer channel is output to the ITC if the interrupt has been enabled. This interrupt can be used to read the captured data from the T16A\_CCAx register. For example, external event cycles and pulse widths can be measured from the difference between two captured counter values read.

If the captured data is overwritten by the next trigger when the capture A interrupt flag has already been set, the overwrite interrupt flag will be set. This interrupt can be used to execute an overwrite error handling. To avoid occurrence of unnecessary overwrite interrupt, the capture A interrupt flag must be reset after the captured data has been read from the T16A\_CCAx register.

#### 11 16-BIT PWM TIMERS (T16A2)

- **Notes:** The correct captured data may not be obtained if the captured data is read at the same time the next value is being captured. Read the capture register twice to check if the read data is correct as necessary.
  - To capture counter data properly, both the High and Low period of the CAPA*x* trigger signal must be longer than the source clock cycle time.

The setting of CAPATRG[1:0] is ineffective in comparator mode. No counter capturing operation will be performed even if a trigger edge is specified.

The capture mode cannot generate/output the TOUT signal as no compare signal is generated.

### 11.4.2 Repeat Mode and One-Shot Mode

Each counter features two count modes: repeat mode and one-shot mode. The count mode is selected using TRMD /T16A\_CTLx register.

#### Repeat mode (TRMD = 0, default)

Setting TRMD to 0 sets the corresponding counter to repeat mode.

In this mode, once the count starts, the counter continues running until stopped by the application program. The counter continues the count even if the counter returns to 0 due to a counter overflow. The counter should be set to this mode to generate periodic interrupts at desired intervals or to generate a timer output waveform.

#### One-shot mode (TRMD = 1)

Setting TRMD to 1 sets the corresponding counter to one-shot mode.

In this mode, the counter stops automatically as soon as the compare B signal is generated. The counter should be set to this mode to set a specific wait time or for pulse width measurement.

### 11.4.3 Normal Channel Mode and Multi-Comparator/Capture Mode

One channel of the T16A2 module basically consists of a counter block and a comparator/capture block. The T16A2 module also allows the application to use expanded comparator/capture function by connecting two or more comparator/capture blocks to one counter block. To support this expansion, two operating modes are provided: normal channel mode and multi-comparator/capture mode. This operating mode can be selected using MULTIMD/T16\_CLK0 register.


#### Normal channel mode (MULTIMD = 0, default)

Set the T16A2 module to this mode when using it as four channels of different timers by connecting a counter block with the comparator/capture block of the same channel. In this mode, the counters can use different count clocks.

Each timer channel provides  $CCABCNT[1:0]/T16A_CTLx$  register to select a counter channel to be connected to the comparator/capture block.

Table 11.4.5.1 Counter Selection					
CCABCNT[1:0]	Counter channel				
0x3	Ch.3 (Counter 3)				
0x2	Ch.2 (Counter 2)				
0x1	Ch.1 (Counter 1)				
0x0 Ch.0 (Counter 0)					
(Default: 0x0					

When using the T16A2 module in normal channel mode, be sure to connect the counter block to the comparator/capture block in the same channel.




\* Available only in S1C17565/965

Figure 11.4.3.1 Timer Configuration in Normal Channel Mode (two comparators/one capture unit × four channels)


**Note**: Do not connect a counter block to a comparator/capture block in a different channel in normal channel mode (MULTIMD = 0), as normal operation cannot be guaranteed.

#### Multi-comparator/capture mode (MULTIMD = 1)

In order to set three or more comparison values for one counter or to capture the contents of one counter using two or more trigger signals, two or more comparator/capture blocks can be connected to one counter. Multi-comparator/capture mode is provided for this purpose. In this mode, any counter block can be combined with the comparator/capture blocks using CCABCNT[1:0] described above. Note, however, that the count clock is fixed at one type for counter Ch.0, regardless of the counter to be used. The clock settings for Ch.1 to Ch.3 are ineffective.



(1) Configuration Example 1 (four comparators/two capture units × two channels)



(2) Configuration Example 2 (eight comparators/four capture units  $\times$  one channel) Figure 11.4.3.2 Timer Configuration Example in Multi-Comparator/Capture Mode

### 11.4.4 Normal Clock Mode and Half Clock Mode

T16A2 supports half clock mode to control the duty ratio of the PWM output waveform with high accuracy. In half clock mode, T16A2 uses the dual-edge counter, which counts at the rising and falling edges of the count clock, to compare with the compare A register. This makes it possible to control the duty ratio with double accuracy as compared to normal clock mode.

Use HCM/T16A\_CTLx register to select half clock mode.

#### Normal clock mode (HCM = 0, default)

In normal clock mode, T16A2 generates a compare A signal when the T16A\_TCx register value matches the T16A\_CCAx register.

#### Half clock mode (HCM = 1)

In half clock mode, T16A2 generates a compare A signal when the dual-edge counter value matches the T16A\_CCA*x* register.

Notes: T16A2 must be placed into comparator mode to set half clock mode, as it is effective only when PWM waveform is generated.
Be sure to set T16A2 to normal clock mode (HCM = 0) under a condition shown below.
(1) When T16A2 is placed into capture mode
(2) When TOUTAMD[1:0]/T16A\_CCCTLx register is set to 0x2 or 0x3

- The dual-edge counter value cannot be read.
- Do not use the compare A interrupt in half clock mode.
- In half clock mode, the T16A\_CCBx register setting value must be less than [T16A\_CCAx setting value / 2 + 0x8000].

# 11.5 Counter Control

### 11.5.1 Counter Reset

To reset the counter to 0, write 1 to PRESET/T16A\_CTLx register while the count clock is being supplied to the channel. PRESET retains 1 during the reset period and reverts to 0 after the resetting has completed. Normally, the counter should be reset by writing 1 to this bit before starting the count. The counter is reset by the hardware if the counter reaches the compare B register value after the count starts.

### 11.5.2 Counter RUN/STOP Control

Make the following settings before starting the count operation.

- (1) Switch the input/output pin functions to be used for T16A. Refer to the "I/O Port (P)" chapter.
- (2) Select operating modes. See Section 11.4.
- (3) Select the clock source. See Section 11.3.
- (4) Configure the timer outputs (TOUT). See Section 11.6.
- (5) If using interrupts, set the interrupt level and enable the T16A2 interrupts. See Section 11.7.
- (6) Reset the counter to 0. See Section 11.5.1.
- (7) Set comparison data (in comparator mode). See Section 11.4.1.

Each timer channel provides PRUN/T16A\_CTLx register to control the counter operation.

The counter starts counting when 1 is written to PRUN. Writing 0 to PRUN disables clock input and stops the count.


This control does not affect the counter data. The counter data is retained even when the count is halted, allowing resumption of the count from that data.

interrupt (and capture A overwrite interrupt if CAPAIF = 1)

### 11.5.3 Reading Counter Values

The counter value can be read from  $T16ATC[15:0]/T16A_TCx$  register even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

# 11.5.4 Timing Charts



### Capture mode


Figure 11.5.4.2 Operation Timing in Capture Mode

interrupt

# **11.6 Timer Output Control**

The timer that has been set in comparator mode can generate TOUT signals using the compare A and compare B signals and can output it to external devices. Each timer channel provides one TOUT output, thus the T16A2 module can output up to four TOUT signals.

Figure 11.6.1 shows the TOUT output circuit (one timer channel).



#### 11 16-BIT PWM TIMERS (T16A2)

#### **TOUT** output pins

Table 11.6.1 lists correspondence between the TOUT pins and the timer channels. The pin function of the corresponding ports must be switched for TOUT output in advance. See the "I/O Ports (P)" chapter for switching the pin function.

Channel	TOUT output pin
T16A2 Ch.0	TOUTA0
T16A2 Ch.1	TOUTA1
T16A2 Ch.2	TOUTA2
T16A2 Ch.3	TOUTA3

Table 11.6.1 List of TOUT Output Pins

#### **TOUT** generation mode

TOUTAMD[1:0]/T16A\_CCCTL*x* register is used to set how the TOUT signal is changed by the compare A and compare B signals.

TOUTAMD[1:0]	When compare A occurs	When compare B occurs		
0x3	No change	Toggle		
0x2	Toggle	No change		
0x1	Rise	Fall		
0x0	Disable output			

Table 11.6.2 TOUT Generation Mode

(Default: 0x0)

TOUTAMD[1:0] is also used to turn the TOUT outputs On and Off.

#### **TOUT signal polarity selection**

By default, an active High output signal is generated. This logic can be inverted using TOUTAINV/T16A\_CCCTL*x* register. Writing 1 to TOUTAINV sets the timer to generate an active Low TOUT signal.

Resetting the counter sets the TOUT signal to the inactive level.

Figure 11.6.2 illustrates the TOUT output waveform.




Figure 11.6.2 TOUT Output Waveform

#### **PWM waveform output timings**

Normal clock mo	ode (HC	CM = 0)				(When TOUT			$\Delta  \mathbf{N}  = 0$
Count clock									
T16A_TC <i>x</i>	n	0	1	2		n-1	n	0	1
TOUTAx		1	[		·····))···			1	
T16A_CCA <i>x</i>			<b>↑</b> 0	<b>↑</b> 1	↑ 2	<b>↑</b> n-2 r	<b>↑</b> n-1	(n = T16	6A_CCB <i>x</i> )
Example: HCM = 0,	T16A_C	;CA <i>x</i> = 1, a	nd T16A_C	CB <i>x</i> = 5					
Count clock						(When TOUT	AMD[1:0] = 0		AINV = 0
T16A_TC <i>x</i>	5	0	1	2	3	4	5	0	1
TOUTAX		1						1	
	Figure 1	11.6.3 PW	M Wavefor	m Output T	imings in I	Normal Clocl	k Mode		
Half clock mode	(HCM ;	= 1)							
Count clock	_				//	(When TOUT	AMD[1:0] = 0	x1 and TOUT	AINV = 0)
T16A_TCx	n	0	1	2	$\downarrow$	n-1	n	0	1
Dual-edge counter	2n	- 0	1 2	3 4		2n-3 2n-2	2n-1 2n	- 0	1
TOUTAx		1			····//			1	
T16A_CCA <i>x</i>			↑ ↑ 0 1	↑ ↑ 2 3	<b>↑</b> 4	↑ ↑ 2n-4 2n-3 2	↑ ↑ n-2 2n-1	(n = T16	6A_CCB <i>x</i> )
Example: HCM = 1,	T16A_C	;CA <i>x</i> = 1, a	nd T16A_C	CB <i>x</i> = 5					
Count clock						(When TOUT	AMD[1:0] = 0	x1 and TOUT	AINV = 0)
T16A_TC <i>x</i>	5	0		2	3	4	5		
		, , , ,						1 1	· · · · · ·
Dual-edge counter	10	- 0	1 2	3 4	5 6	7 8	9 10	_ 0	
TOUTAx	Figure			arm Outrout	Timinac in	n Half Clock I	Modo		
	FIGULTE	5 I I.O.4 PV	vvivi vvavelo	JIIII OULDUL	THURS II		NOUE		

# 11.7 T16A2 Interrupts

The T16A2 module can generate the following four kinds of interrupts:

- Compare A interrupt (in comparator mode)
- Compare B interrupt (in comparator mode)
- Capture A interrupt (in capture mode)
- Capture A overwrite interrupt (in capture mode)

Each timer channel outputs a single interrupt signal shared by the above interrupt causes to the interrupt controller (ITC). Read the interrupt flags in the T16A2 module to identify the interrupt cause that has been occurred.

#### Interrupts in comparator mode

#### **Compare A interrupt**

This interrupt request is generated when the counter matches the compare A register value during counting in comparator mode. It sets the interrupt flag CAIF/T16A\_IFLGx register in the T16A2 module to 1. To use this interrupt, set CAIE/T16A\_IENx register to 1. If CAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

#### 11 16-BIT PWM TIMERS (T16A2)

#### Compare B interrupt

This interrupt request is generated when the counter matches the compare B register value during counting in comparator mode. It sets the interrupt flag CBIF/T16A\_IFLGx register in the T16A2 module to 1. To use this interrupt, set CBIE/T16A\_IENx register to 1. If CBIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

#### Interrupts in capture mode

#### **Capture A interrupt**

This interrupt request is generated when the counter value is captured in the capture A register by an external trigger during counting in capture mode. It sets the interrupt flag CAPAIF/T16A\_IFLGx register in the T16A2 module to 1.

To use this interrupt, set CAPAIE/T16A\_IENx register to 1. If CAPAIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

#### Capture A overwrite interrupt

This interrupt request is generated if the capture A register is overwritten by a new external trigger when the capture A interrupt flag CAPAIF has been set (a counter value has already been loaded to the capture A register). It sets the interrupt flag CAPAOWIF/T16A\_IFLGx register in the T16A2 module to 1.

To use this interrupt, set CAPAOWIE/T16A\_IENx register to 1. If CAPAOWIE is set to 0 (default), interrupt requests for this cause is not sent to the ITC.

CAPAOWIF will be set if the capture A register is overwritten when CAPAIF has been set regardless of whether the capture A register has been read or not. Therefore, be sure to reset CAPAIF immediately after the capture A register is read.

If the interrupt flag is set to 1 when the interrupt has been enabled, the T16A2 module outputs an interrupt request to the ITC. An interrupt is generated if the ITC and S1C17 core interrupt conditions are satisfied.

For more information on interrupt control registers and the operation when an interrupt occurs, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** Reset the interrupt flag before enabling interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.
  - After an interrupt occurs, the interrupt flag in the T16A2 module must be reset in the interrupt handler routine.

Table 11.8.1 List of T16A2 Registers						
Address		Register name	Function			
0x5068	T16A_CLK0	T16A2 Clock Control Register Ch.0	Controls the T16A2 Ch.0 clock.			
0x5069	T16A_CLK1	T16A2 Clock Control Register Ch.1	Controls the T16A2 Ch.1 clock.			
0x506a	T16A_CLK2	T16A2 Clock Control Register Ch.2	Controls the T16A2 Ch.2 clock.			
0x506b	T16A_CLK3	T16A2 Clock Control Register Ch.3	Controls the T16A2 Ch.3 clock.			
0x5400	T16A_CTL0	T16A2 Counter Ch.0 Control Register	Controls the counter.			
0x5402	T16A_TC0	T16A2 Counter Ch.0 Data Register	Counter data			
0x5404	T16A_CCCTL0	T16A2 Comparator/Capture Ch.0 Control Register	Controls the comparator/capture block and TOUT.			
0x5406	T16A_CCA0	T16A2 Compare/Capture Ch.0 A Data Register	Compare A/capture A data			
0x5408	T16A_CCB0	T16A2 Compare/Capture Ch.0 B Data Register	Compare B data			
0x540a	T16A_IEN0	T16A2 Compare/Capture Ch.0 Interrupt Enable Register	Enables/disables interrupts.			
0x540c	T16A_IFLG0	T16A2 Compare/Capture Ch.0 Interrupt Flag Register	Displays/sets interrupt occurrence status.			
0x5420	T16A_CTL1	T16A2 Counter Ch.1 Control Register	Controls the counter.			
0x5422	T16A_TC1	T16A2 Counter Ch.1 Data Register	Counter data			
0x5424	T16A_CCCTL1	T16A2 Comparator/Capture Ch.1 Control Register	Controls the comparator/capture block and TOUT.			
0x5426	T16A_CCA1	T16A2 Compare/Capture Ch.1 A Data Register	Compare A/capture A data			
0x5428	T16A_CCB1	T16A2 Compare/Capture Ch.1 B Data Register	Compare B data			
0x542a	T16A_IEN1	T16A2 Compare/Capture Ch.1 Interrupt Enable Register	Enables/disables interrupts.			
0x542c	T16A_IFLG1	T16A2 Compare/Capture Ch.1 Interrupt Flag Register	Displays/sets interrupt occurrence status.			
0x5440	T16A_CTL2	T16A2 Counter Ch.2 Control Register	Controls the counter.			
0x5442	T16A_TC2	T16A2 Counter Ch.2 Data Register	Counter data			
0x5444	T16A_CCCTL2	T16A2 Comparator/Capture Ch.2 Control Register	Controls the comparator/capture block and TOUT.			

# **11.8 Control Register Details**

Seiko Epson Corporation S1C17555/565/955/965 TECHNICAL MANUAL (Rev. 1.0)

Address		Register name	Function
0x5446	T16A_CCA2	T16A2 Compare/Capture Ch.2 A Data Register	Compare A/capture A data
0x5448	T16A_CCB2	T16A2 Compare/Capture Ch.2 B Data Register	Compare B data
0x544a	T16A_IEN2	T16A2 Compare/Capture Ch.2 Interrupt Enable Register	Enables/disables interrupts.
0x544c	T16A_IFLG2	T16A2 Compare/Capture Ch.2 Interrupt Flag Register	Displays/sets interrupt occurrence status.
0x5460	T16A_CTL3	T16A2 Counter Ch.3 Control Register	Controls the counter.
0x5462	T16A_TC3	T16A2 Counter Ch.3 Data Register	Counter data
0x5464	T16A_CCCTL3	T16A2 Comparator/Capture Ch.3 Control Register	Controls the comparator/capture block and TOUT.
0x5466	T16A_CCA3	T16A2 Compare/Capture Ch.3 A Data Register	Compare A/capture A data
0x5468	T16A_CCB3	T16A2 Compare/Capture Ch.3 B Data Register	Compare B data
0x546a	T16A_IEN3	T16A2 Compare/Capture Ch.3 Interrupt Enable Register	Enables/disables interrupts.
0x546c	T16A_IFLG3	T16A2 Compare/Capture Ch.3 Interrupt Flag Register	Displays/sets interrupt occurrence status.

The T16A2 registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### T16A2 Clock Control Register Ch.x (T16A\_CLKx)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
T16A2 Clock	0x5068	D7–4	CLKDIV	Clock division ratio select		Division ratio	0x0	R/W	
Control Register	0x5069		[3:0]		CLKDIV[3:0]	OSC3 or IOSC OSC1			
Ch.x	0x506a					IOSC USCI			
(T16A_CLKx)	0x506b				0xf	1/32768 -	1	1	
. ,	(8 bits)				0xe	1/16384 -			
	()				0xd	1/8192 –			
					0xc	1/4096 –			
					0xb	1/2048 –			
					0xa	1/1024 –			
					0x9	1/512 –			
					0x8	1/256 1/256			
					0x7 0x6	1/128 1/128 1/64 1/64			
					0x6 0x5	1/32 1/32			
					0x3 0x4	1/16 1/16			
					0x4 0x3	1/8 1/8			
					0x2	1/4 1/4			
					0x1	1/2 1/2			
					0x0	1/1 1/1			
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
			[1:0]		0x3	External clock	1		only
					0x2	OSC3*			
					0x1	OSC1			
					0x0	IOSC			
		D1	MULTIMD	Multi-comparator/capture mode	1 Multi	0 Normal	0	R/W	T16A CLK0
				select					
			-	reserved	-	_	-	-	T16A_CLK1-3
									0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	

#### D[7:4] CLKDIV[3:0]: Clock Division Ratio Select Bits

Selects the division ratio for generating the count clock when an internal clock (IOSC, OSC3, or OSC1) is used.

	Division	ratio
CLKDIV[3:0]	Clock source = IOSC or OSC3	Clock source = OSC1
Oxf	1/32768	Reserved
0xe	1/16384	Reserved
0xd	1/8192	Reserved
Охс	1/4096	Reserved
0xb	1/2048	Reserved
0xa	1/1024	Reserved
0x9	1/512	Reserved
0x8	1/25	6
0x7	1/12	8
0x6	1/64	4
0x5	1/32	2
0x4	1/16	6
0x3	1/8	i de la construcción de la constru
0x2	1/4	
0x1	1/2	
0x0	1/1	

Table 11.8.2 Internal Clock Division Ratio Selection

(Default: 0x0)

## D[3:2] CLKSRC[1:0]: Clock Source Select Bits

Selects the count clock source.

Table 11.8.3 Clock Source Selection

	Clock	source
CLKSRC[1:0]	S1C17555/955	S1C17565/965
0x3	External clock (	EXCL <i>x</i> /MSCLK)
0x2	Reserved	OSC3
0x1	OSC1	OSC1
0x0	IOSC	IOSC

(Default: 0x0)

When using an external clock as the count clock, supply the clock to the EXCLx/MSCLK pin.

## D1 MULTIMD: Multi-Comparator/Capture Mode Select Bit (T16A\_CLK0 register)

Sets the T16A2 module to multi-comparator/capture mode.

1 (R/W): Multi-comparator/capture mode

0 (R/W): Normal channel mode (default)

In multi-comparator/capture mode, the clock for Ch.0 configured in the T16A\_CLK0 register is supplied to all timer channels. In normal channel mode, different clock configured for each channel individually is supplied to the respective counter.

## D1 Reserved (T16A\_CLK1–3 registers)

#### D0 CLKEN: Count Clock Enable Bit

Enables or disables the count clock supply to the counter.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected as above to the counter. If timer operation is not required, disable the clock supply to reduce current consumption.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A2 Counter	0x5400	D15–7	-	reserved		_	-	-	0 when being read.
Ch.x Control	0x5420	D6	нсм	Half clock mode enable	1 Enable	0 Disable	0	R/W	
Register	0x5440	D5–4	CCABCNT	Counter select	CCABCNT[1:0]	Counter Ch.	0x0	R/W	
(T16A_CTL <i>x</i> )	0x5460		[1:0]		0x3	Ch.3			
	(16 bits)				0x2	Ch.2			
					0x1	Ch.1			
					0x0	Ch.0			
		D3	CBUFEN	Compare buffer enable	1 Enable	0 Disable	0	R/W	
		D2	TRMD	Count mode select	1 One-shot	0 Repeat	0	R/W	
		D1	PRESET	Counter reset	1 Reset	0 Ignored	0	W	0 when being read.
		D0	PRUN	Counter run/stop control	1 Run	0 Stop	0	R/W	

## T16A2 Counter Ch.x Control Registers (T16A\_CTLx)

#### D[15:7] Reserved

#### D6 HCM: Half Clock Mode Enable Bit

Sets T16A2 to half clock mode.

1 (R/W): Enabled (half clock mode)

0 (R/W): Disabled (normal clock mode) (default)

Setting HCM to 1 places T16A2 into half clock mode. In half clock mode, T16A2 uses the dual-edge counter, which counts at the rising and falling edges of the count clock, to generate a compare A signal when the dual-edge counter value matches the T16A\_CCAx register. This makes it possible to control the duty ratio with double accuracy as compared to normal clock mode.

Setting HCM to 0 places T16A2 into normal clock mode. In normal clock mode, T16A2 generates a compare A signal when the T16A\_TCx register value matches the T16A\_CCAx register.

## **Notes:** • T16A2 must be placed into comparator mode to set half clock mode, as it is effective only when PWM waveform is generated.

Be sure to set T16A2 to normal clock mode under a condition shown below.

(1) When T16A2 is placed into capture mode

(2) When TOUTAMD[1:0]/T16A\_CCCTLx register is set to 0x2 or 0x3

- The dual-edge counter value cannot be read.
- Do not use the compare A interrupt in half clock mode.
- In half clock mode, the T16A\_CCBx register setting value must be less than [T16A\_CCAx setting value / 2 + 0x8000].

#### D[5:4] CCABCNT[1:0]: Counter Select Bits

Selects a counter to be connected to the comparator/capture block of each channel in multi-comparator/ capture mode (MULTIMD/T16A\_CLK0 register = 1).

CCABCNT[1:0]	Counter channel						
0x3	Ch.3 (Counter 3)						
0x2	Ch.2 (Counter 2)						
0x1	Ch.1 (Counter 1)						
0x0	Ch.0 (Counter 0)						
	(Default: 0x0)						

Table 11.8.4 Counter Selection

When using the T16A2 module in normal channel mode (T16AMULTIMD = 0), be sure to connect the counter of the same channel to each comparator/capture block.

#### D3 CBUFEN: Compare Buffer Enable Bit

Enables or disables writing to the compare buffer.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When CBUFEN is set to 1, compare data is written via the compare data buffer. The buffer contents are loaded into the compare A and compare B registers when the compare B signal is generated.

When CBUFEN is set to 0, compare data is written directly to the compare A and compare B registers.

**Note**: Make sure the counter is halted (PRUN = 0) before setting CBUFEN.

## D2 TRMD: Count Mode Select Bit

Selects the count mode. 1 (R/W): One-shot mode 0 (R/W): Repeat mode (default)

Setting TRMD to 0 sets the counter to repeat mode. In this mode, once the count starts, the counter continues counting until stopped by the application program.

Setting TRMD to 1 sets the counter to one-shot mode. In this mode, the counter stops counting automatically as soon as the compare B signal is generated.

#### D1 PRESET: Counter Reset Bit

Resets the counter.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Normally 0 when read out (default)

Writing 1 to this bit resets the counter to 0. PRESET retains 1 during the reset period and reverts to 0 after the resetting has completed. The count clock must be supplied to the counter channel to be reset.

## D0 PRUN: Counter Run/Stop Control Bit

Starts/stops the count.

- 1 (W): Run
- 0 (W): Stop
- 1 (R): Counting
- 0 (R): Stopped (default)

The counter starts counting when PRUN is written as 1 and stops when written as 0. The counter data is retained even if the counter is stopped.

## T16A2 Counter Ch.x Data Registers (T16A\_TCx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A2 Counter Ch. <i>x</i> Data Register (T16A_TC <i>x</i> )	0x5402 0x5422 0x5442 0x5462		[15:0]	Counter data T16ATC15 = MSB T16ATC0 = LSB	0x0 to 0xfff	0x0	R	
	(16 bits)							

## D[15:0] T16ATC[15:0]: Counter Data Bits

Counter data can be read out. (Default: 0x0)

The counter value can be read out even if the counter is running. However, the counter value should be read at once using a 16-bit transfer instruction. If data is read twice using an 8-bit transfer instruction, the correct value may not be obtained due to occurrence of count up between readings.

## T16A2 Comparator/Capture Ch.x Control Registers (T16A\_CCCTLx)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A2	0x5404	D15-12	-	reserved	-	_	0x0	-	Do not set to 1.
Comparator/	0x5424	D11-10	-	reserved	-	_	-	-	0 when being read.
Capture Ch.x	0x5444	D9-8	-	reserved	-	-	0	-	Do not set to 1.
Control Register	0x5464	D7–6	CAPATRG	Capture A trigger select	CAPATRG[1:0]	Trigger edge	0x0	R/W	
(T16A_CCCTLx)	(16 bits)		[1:0]		0x3	1 1 and ↓			
	. ,				0x2	↓ ↓			
					0x1	↑			
					0x0	None			
		D5–4	TOUTAMD	TOUTA mode select	TOUTAMD[1:0]	Mode	0x0	R/W	]
			[1:0]		0x3	cmp B: ↑ or ↓			
					0x2	cmp A: ↑ or ↓			
					0x1	cmp A: ↑, B:↓			
					0x0	Off			
		D3–2	-	reserved	-	-	-	-	0 when being read.
		D1	TOUTAINV	TOUTA invert	1 Invert	0 Normal	0	R/W	
		D0	CCAMD	T16A_CCA register mode select	1 Capture	0 Comparator	0	R/W	

## D[15:12] Reserved (Do not set to 1.)

## D[11:10] Reserved

#### D[9:8] Reserved (Do not set to 1.)

#### D[7:6] CAPATRG[1:0]: Capture A Trigger Select Bits

Selects the trigger edge(s) of the external signal (CAPAx) at which the counter value is captured in the capture A register.

CAPATRG[1:0]	Trigger edge						
0x3	Falling edge and rising edge						
0x2	Falling edge						
0x1	Rising edge						
0x0	Not triggered						
	(Default: 0x0)						

Table 11.8.5	Capture A T	rigger Edge	Selection
	Capture A I	ngger Luge	Selection

CAPATRG[1:0] are control bits for capture mode and are ineffective in comparator mode.

#### D[5:4] TOUTAMD[1:0]: TOUTA Mode Select Bits

Configures how the TOUTAx signal waveform is changed by the compare A and compare B signals. These bits are also used to turn the TOUTAx output On and Off.

TOUTAMD[1:0]	When compare A occurs	When compare B occurs			
0x3	No change	Toggle			
0x2	Toggle	No change			
0x1	Rise	Fall			
0x0	Disable output				

Table 11.0.0 TOOT A Generation Mode	Table 11.8.6	TOUT A	<b>Generation Mode</b>
-------------------------------------	--------------	--------	------------------------

(Default: 0x0)

TOUTAMD[1:0] are control bits for comparator mode and are ineffective in capture mode.

#### D[3:2] Reserved

#### D1 TOUTAINV: TOUTA Invert Bit

Selects the TOUTA*x* signal polarity.

1 (R/W): Inverted (active Low)

0 (R/W): Normal (active High) (default)

Writing 1 to TOUTAINV generates an active Low signal (Off level = High) for the TOUTAx output. When TOUTAINV is 0, an active High signal (Off level = Low) is generated.

TOUTAINV is a control bit for comparator mode and is ineffective in capture mode.

#### D0 CCAMD: T16A\_CCA Register Mode Select Bit

Selects the T16A\_CCAx register function (comparator mode or capture mode).

1 (R/W): Capture mode

0 (R/W): Comparator mode (default)

Writing 1 to CCAMD configures the T16A\_CCA*x* register as the capture A register (capture mode) to which the counter data will be loaded by the external trigger signal. When CCAMD is 0, the T16A\_CCA*x* register functions as the compare A register (comparator mode) for writing a comparison value to generate the compare A signal.

## T16A2 Comparator/Capture Ch.x A Data Registers (T16A\_CCAx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A2	0x5406	D15–0	CCA[15:0]	Compare/capture A data	0x0 to 0xffff	0x0	R/W	
Comparator/	0x5426			CCA15 = MSB				
Capture Ch.x A	0x5446			CCA0 = LSB				
Data Register	0x5466							
(T16A_CCAx)	(16 bits)							

## D[15:0] CCA[15:0]: Compare/Capture A Data Bits

## In comparator mode (CCAMD/ T16A\_CCCTLx register = 0)

Sets a compare A data, which will be compared with the counter value, through this register.

The counter value comparison timing varies according to the CBUFEN/T16A\_CTLx register value. For more information, see "Comparator mode (CCAMD = 0, default)" in Section 11.4.1.

## In capture mode (CCAMD = 1)

When the counter value is captured at the external trigger signal (CAPAx) edge selected using CAPATRG[1:0]/T16A\_CCCTLx register, the captured value is loaded to this register. At the same time a capture A interrupt can be generated, thus the captured counter value can be read out in the interrupt handler.

## T16A2 Comparator/Capture Ch.x B Data Registers (T16A\_CCBx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
T16A2	0x5408	D15–0	CCB[15:0]	Compare B data	0x0 to 0xffff	0x0	R/W	
Comparator/	0x5428			CCB15 = MSB				
Capture Ch.x B	0x5448			CCB0 = LSB				
Data Register	0x5468							
(T16A_CCBx)	(16 bits)							

## D[15:0] CCB[15:0]: Compare B Data Bits

Sets a compare B data, which will be compared with the counter value, through this register. The counter value comparison timing varies according to the CBUFEN/T16A\_CTLx register value. For more information, see "Comparator mode (CCAMD = 0, default)" in Section 11.4.1.

## T16A2 Comparator/Capture Ch.x Interrupt Enable Registers (T16A\_IENx)

					•			•	- /		
Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
T16A2	0x540a	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	0x542a	D5	-	reserved		-	-		0	-	Do not set to 1.
Capture Ch.x	0x544a	D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable	0x546a	D3	-	reserved		-	-		0	-	Do not set to 1.
Register	(16 bits)	D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN <i>x</i> )		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	

## D[15:6] Reserved

## D5 Reserved (Do not set to 1.)

## D4 CAPAOWIE: Capture A Overwrite Interrupt Enable Bit

Enables or disables capture A overwrite interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPAOWIE to 1 enables capture A overwrite interrupt requests to the ITC. Setting it to 0 disables interrupts.

## D3 Reserved (Do not set to 1.)

## D2 CAPAIE: Capture A Interrupt Enable Bit

Enables or disables capture A interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAPAIE to 1 enables capture A interrupt requests to the ITC. Setting it to 0 disables interrupts.

## D1 CBIE: Compare B Interrupt Enable Bit

Enables or disables compare B interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CBIE to 1 enables compare B interrupt requests to the ITC. Setting it to 0 disables interrupts.

## D0 CAIE: Compare A Interrupt Enable Bit

Enables or disables compare A interrupts.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

Setting CAIE to 1 enables compare A interrupt requests to the ITC. Setting it to 0 disables interrupts.

## T16A2 Comparator/Capture Ch.x Interrupt Flag Registers (T16A\_IFLGx)

Register name	Address	Bit	Name	Function		Setting I			Init.	R/W	Remarks
T16A2	0x540c	D15–5	-	reserved		-			-	-	0 when being read.
Comparator/	0x542c	D4	CAPAOWIF	Capture A overwrite interrupt flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
Capture Ch.x	0x544c	D3	-	reserved			_		-	-	0 when being read.
Interrupt Flag	0x546c	D2	CAPAIF	Capture A interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register	(16 bits)	D1	CBIF	Compare B interrupt flag	]	interrupt		interrupt not	0	R/W	
(T16A_IFLG <i>x</i> )		D0	CAIF	Compare A interrupt flag	1	occurred		occurred	0	R/W	

#### D[15:5] Reserved

## D4 CAPAOWIF: Capture A Overwrite Interrupt Flag Bit

Indicates whether the cause of capture A overwrite interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAOWIF is a T16A2 interrupt flag that is set to 1 when the capture A register is overwritten. CAPAOWIF is reset by writing 1.

#### D3 Reserved

#### D2 CAPAIF: Capture A Interrupt Flag Bit

Indicates whether the cause of capture A interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAPAIF is a T16A2 interrupt flag that is set to 1 when the counter value is captured in the capture A register.

CAPAIF is reset by writing 1.

#### D1 CBIF: Compare B Interrupt Flag Bit

Indicates whether the cause of compare B interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CBIF is a T16A2 interrupt flag that is set to 1 when the counter reaches the value set in the compare B register.

CBIF is reset by writing 1.

#### D0 CAIF: Compare A Interrupt Flag Bit

Indicates whether the cause of compare A interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

CAIF is a T16A2 interrupt flag that is set to 1 when the counter reaches the value set in the compare A register.

CAIF is reset by writing 1.


# **12 Clock Timer (CT)**

## 12.1 CT Module Overview

The S1C17555/565/955/965 includes a clock timer module (CT) that uses the OSC1 oscillator as its clock source. This timer can be used for generating cyclic interrupts to implement a software clock function. The features of the CT module are listed below.

- 8-bit binary counter (128 Hz to 1 Hz)
- 32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts can be generated.

Figure 12.1.1 shows the CT configuration.



The CT module consists of an 8-bit binary counter that uses the 256 Hz signal divided from the OSC1 clock as the input clock and allows data for each bit (128 Hz to 1 Hz) to be read out by software. The clock timer can also generate interrupts using the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. This clock timer is normally used for various timing functions, such as a clock.

## 12.2 Operation Clock

The CT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies.

The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the clock timer when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

Note: The OSC1 oscillator must be turned on before the CT module can operate.

## 12.3 Timer Reset

Reset the timer by writing 1 to CTRST/CT\_CTL register. This clears the counter to 0. Apart from this operation, the counter is also cleared by an initial reset.

## 12.4 Timer RUN/STOP Control

Make the following settings before starting CT.

(1) If using interrupts, set the interrupt level and enable interrupts for the clock timer. See Section 12.5.

(2) Reset the timer. See Section 12.3.

The clock timer includes CTRUN/CT\_CTL register for Run/Stop control.

The clock timer starts operating when 1 is written to CTRUN. Writing 0 to CTRUN disables clock input and stops the operation.

This control does not affect the counter (CT\_CNT register) data. The counter data is retained even when the count is halted, allowing resumption of the count from that data.


If 1 is written to both CTRUN and CTRST simultaneously, the clock timer starts counting after resetting.

A cause of interrupt occurs during counting at the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signal falling edges. If interrupts are enabled, an interrupt request is sent to the interrupt controller (ITC).

OSC1/128	256 Hz						VAVAVAVA		INNINNI		UNUNUNU.					VIIVIIVIIV					UNUNUNU	l
CTCNT0	128 Hz						www	uuuu						ווווווווווווווווווווווווווווווווווווו		0000			JUUUU			Ņ
CTCNT1	64 Hz	JUUU		M	W	W	տո	M	M	ուս	M	M	WW	M	JUU	M	INN		JUL	W	MM	1
CTCNT2	32 Hz		บบ		ЛГ	ГГ	ПП		UП		บาบ		ЛЛ									1
CTCNT3	16 Hz																					1
CTCNT4	8 Hz					L					1										1	-
CTCNT5	4 Hz					L					1										1	-
CTCNT6	2 Hz										1										1	-
CTCNT7	1 Hz																				1	-
32 Hz i	nterrupt	↑ ↑	↑ ↑	↑ ↑	ŧ	↑ ↑	↑ ↑	Ť	<b>↑ ↑</b>	ŧ	↑ ↑	↑ ↑	1	• 🛉 •	1	<b>†</b> 4	<b>†</b>	<b>†</b> 4	1	<b>†</b>	<b>†</b> †	ŧ
8 Hz i	nterrupt		+			<b>↑</b>		Ť			t		t		Ť			ŧ			t	
2 Hz i	nterrupt										t										t	
1 Hz i	nterrupt																				t	

Figure 12.4.1 Clock Timer Timing Chart

**Notes:** • The clock timer switches to Run/Stop status synchronized with the 256 Hz signal falling edge after data is written to CTRUN. When 0 is written to CTRUN, the timer stops after counting an additional "+1." 1 is retained for CTRUN reading until the timer actually stops. Figure 12.4.2 shows the Run/Stop control timing chart.



• Executing the slp instruction while the timer is running (CTRUN = 1) will destabilize the timer operation during restarting from SLEEP status. When switching to SLEEP status, stop the timer (CTRUN = 0) before executing the slp instruction.

## 12.5 CT Interrupts

The CT module includes functions for generating the following four kinds of interrupts:

32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts

The CT module outputs a single interrupt signal shared by the above four interrupt causes to the interrupt controller (ITC). The interrupt flag in the CT module should be read to identify the cause of interrupt that occurred.

## 32 Hz, 8 Hz, 2 Hz, and 1 Hz interrupts

The 32 Hz, 8 Hz, 2 Hz, and 1 Hz signal falling edges set the corresponding interrupt flag in the CT module to 1. At the same time, an interrupt request is sent to the ITC if the corresponding interrupt enable bit has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied. If the interrupt enable bit is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

Cause of interrupt	Interrupt flag	Interrupt enable bit
32 Hz Interrupt	CTIF32/CT_IFLG register	CTIE32/CT_IMSK register
8 Hz Interrupt	CTIF8/CT_IFLG register	CTIE8/CT_IMSK register
2 Hz Interrupt	CTIF2/CT_IFLG register	CTIE2/CT_IMSK register
1 Hz Interrupt	CTIF1/CT_IFLG register	CTIE1/CT_IMSK register

Table 12.5.1	CT Interrupt Flags and Interrupt Enable Bits
14010 12.0.1	CT Interrupt Flags and Interrupt Enable bits

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The CT module interrupt flag must be reset in the interrupt handler routine after a CT interrupt has occurred to prevent recurring interrupts.
  - Reset the interrupt flag before enabling CT interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

## **12.6 Control Register Details**

Table 12.6.1	List of CT	Registers
--------------	------------	-----------

Address		Register name	Function
0x5000	CT_CTL	Clock Timer Control Register	Resets and starts/stops the timer.
0x5001	CT_CNT	Clock Timer Counter Register	Counter data
0x5002	CT_IMSK	Clock Timer Interrupt Mask Register	Enables/disables interrupt.
0x5003	CT_IFLG	Clock Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.

The CT registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## Clock Timer Control Register (CT\_CTL)

Register name	Address	Bit	Name	Function	Setting I			R/W	Remarks
Clock Timer	0x5000	D7–5	-	reserved	-		-	-	0 when being read.
Control Register	(8 bits)	D4	CTRST	Clock timer reset	1 Reset	0 Ignored	0	W	
(CT_CTL)		D3–1	-	reserved	-		-	-	
		D0	CTRUN	Clock timer run/stop control	1 Run	0 Stop	0	R/W	

## D[7:5] Reserved

## D4 CTRST: Clock Timer Reset Bit

Resets the clock timer.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit resets the counter to 0x0. When reset in Run state, the clock timer restarts immediately after resetting. The reset data 0x0 is retained when in Stop state.

#### D[3:1] Reserved

## D0 CTRUN: Clock Timer Run/Stop Control Bit

Controls the clock timer Run/Stop.

1 (R/W): Run

0 (R/W): Stop (default)

The clock timer starts counting when CTRUN is written as 1 and stops when written as 0. The counter data is retained at Stop state until a reset or the next Run state.

## Clock Timer Counter Register (CT\_CNT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Clock Timer	0x5001	D7–0	CTCNT[7:0]	Clock timer counter value	0x0 to 0xff	0x0	R	
Counter Register	(8 bits)							
(CT_CNT)								

# D[7:0] CTCNT[7:0]: Clock Timer Counter Value Bits The counter data can be read out. (Default: 0x0) This register is read-only and cannot be written to. The bits correspond to various frequencies, as follows: D7: 1 Hz, D6: 2 Hz, D5: 4 Hz, D4: 8 Hz, D3: 16 Hz, D2: 32 Hz, D1: 64 Hz, D0: 128 Hz

**Note**: The correct counter value may not be read out (reading is unstable) if the register is read while counting is underway. Read the counter register twice in succession and treat the value as valid if the values read are identical.

## Clock Timer Interrupt Mask Register (CT\_IMSK)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Clock Timer	0x5002	D7–4	-	reserved		-	-		-	_	0 when being read.
Interrupt Mask	(8 bits)	D3	CTIE32	32 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CTIE8	8 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(CT_IMSK)		D1	CTIE2	2 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CTIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	

This register enables or disables interrupt requests individually for the 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. Setting CTIE\* to 1 enables CT interrupts for the corresponding frequency signal falling edge, while setting to 0 disables interrupts.

D[7:4]	Reserved
D3	<b>CTIE32: 32 Hz Interrupt Enable Bit</b> Enables or disables 32 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
D2	<b>CTIE8: 8 Hz Interrupt Enable Bit</b> Enables or disables 8 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
D1	<b>CTIE2: 2 Hz Interrupt Enable Bit</b> Enables or disables 2 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
DO	<b>CTIE1: 1 Hz Interrupt Enable Bit</b> Enables or disables 1 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
<u> </u>	

## Clock Timer Interrupt Flag Register (CT\_IFLG)

Register name	Address	Bit	Name	Function		Setting			Init.	R/W	Remarks
Clock Timer	0x5003	D7–4	-	reserved	Γ	-	_		-	-	0 when being read.
Interrupt Flag	(8 bits)	D3	CTIF32	32 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D2	CTIF8	8 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(CT_IFLG)		D1	CTIF2	2 Hz interrupt flag	1	occurred		occurred	0	R/W	
		D0	CTIF1	1 Hz interrupt flag					0	R/W	

This register indicates the occurrence state of interrupt causes due to 32 Hz, 8 Hz, 2 Hz, and 1 Hz signals. If a CT interrupt occurs, identify the interrupt cause (frequency) by reading the interrupt flag in this register. CTIF\* is a CT module interrupt flag that is set to 1 at the falling edge of the corresponding 32 Hz, 8 Hz, 2 Hz, or 1 Hz interrupt. CTIF\* is reset by writing 1.

## D[7:4] Reserved

## D3 CTIF32: 32 Hz Interrupt Flag Bit

Indicates whether the cause of 32 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

## D2 CTIF8: 8 Hz Interrupt Flag Bit

Indicates whether the cause of 8 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

## D1 CTIF2: 2 Hz Interrupt Flag Bit

Indicates whether the cause of 2 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

## D0 CTIF1: 1 Hz Interrupt Flag Bit

Indicates whether the cause of 1 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored


# **13 Stopwatch Timer (SWT)**

## 13.1 SWT Module Overview

The S1C17555/565/955/965 includes a 1/100-second stopwatch timer module (SWT) that uses the OSC1 oscillator as its clock source. This timer can be used to implement a software stopwatch function. The features of the SWT module are listed below.

- Two 4-bit BCD counters (approximately 1/100 and 1/10-second counters)
- Approximately 100 Hz, approximately 10 Hz, and 1 Hz interrupts can be generated.

Figure 13.1.1 shows the SWT configuration.



The SWT module consists of two 4-bit BCD counters (1/100 and 1/10 second) that use the 256 Hz signal divided from the OSC1 clock as the input clock and allows count data to be read out by software.

The SWT module can also generate interrupts using the 100 Hz (approximately 100 Hz), 10 Hz (approximately 10 Hz), and 1 Hz signals.

## 13.2 Operation Clock

The SWT module uses the 256 Hz clock output by the CLG module as the operation clock. The CLG module generates this operation clock by dividing the OSC1 clock into 1/128, resulting in a frequency of 256 Hz when the OSC1 clock frequency is 32.768 kHz. The frequency described in this chapter will vary accordingly for other OSC1 clock frequencies. The CLG module does not include a 256 Hz clock output control bit. The 256 Hz clock is normally supplied to the SWT module when the OSC1 oscillation is on.

For detailed information on OSC1 oscillator control, see the "Clock Generator (CLG)" chapter.

Note: The OSC1 oscillator must be turned on before the SWT module can operate.

## 13.3 BCD Counters

The SWT module consists of 1/100-second and 1/10-second 4-bit BCD counters.

The 1/100-second and 1/10-second counter values can be read from BCD100[3:0]/SWT\_BCNT register and BCD10[3:0]/SWT\_BCNT register, respectively.

## **Count-up Pattern**

A feedback divider is used to generate 100 Hz, 10 Hz, and 1 Hz signals from the 256 Hz clock. The counter count-up pattern varies as shown in Figure 13.3.1.

#### **13 STOPWATCH TIMER (SWT)**




Figure 13.3.1 SWT Count-Up Patterns

The feedback divider generates an approximate 100 Hz signal at 2/256-second and 3/256-second intervals from the 256 Hz signal supplied from the CLG module.

The 1/100-second counter counts the approximate 100 Hz signal output by the feedback divider and generates an approximate 10 Hz signal at 25/256-second and 26/256-second intervals. Count-up will be pseudo 1/100-second counting at 2/256-second and 3/256-second intervals.

The 1/10-second counter counts the approximate 10 Hz signal generated by the 1/100-second counter at a ratio of 4:6, and generates a 1 Hz signal. Count-up will be pseudo 1/10-second counting at 25/256-second and 26/256-second intervals.

## 13.4 Timer Reset

Reset the SWT module by writing 1 to SWTRST/SWT\_CTL register. This clears the counter to 0. Apart from this operation, the counter is also cleared by initial reset.

## 13.5 Timer RUN/STOP Control

Make the following settings before starting SWT.

- (1) If using interrupts, set the interrupt level and enable interrupts for the SWT module. See Section 13.6.
- (2) Reset the timer. See Section 13.4.

The SWT module includes SWTRUN/SWT\_CTL register for Run/Stop control.

The timer starts operating when 1 is written to SWTRUN. Writing 0 to SWTRUN disables clock input and stops the operation. This control does not affect the counter (SWT\_BCNT register) data. The counter data is retained even when the count is halted, allowing resumption of the count from that data. If 1 is written to both SWTRUN and SWTRST simultaneously, the timer starts counting after resetting.

A cause of interrupt occurs during counting at the 100 Hz (approximate 100 Hz), 10 Hz (approximate 10 Hz), and 1 Hz signal falling edges. If interrupts are enabled, an interrupt request is sent to the interrupt controller (ITC).

#### 13 STOPWATCH TIMER (SWT)





Figure 13.5.1 SWT Timing Chart

**Notes:** • The timer switches to Run/Stop status synchronized with the 256 Hz signal falling edge after data is written to SWTRUN. When 0 is written to SWTRUN, the timer stops after counting an additional "+1." 1 is retained for SWTRUN reading until the timer actually stops. Figure 13.5.2 shows the Run/Stop control timing chart.



• Executing the slp instruction while the timer is running (SWTRUN = 1) will destabilize the timer operation during restarting from SLEEP status. When switching to SLEEP status, stop the timer (SWTRUN = 0) before executing the slp instruction.

## 13.6 SWT Interrupts

The SWT module includes functions for generating the following three kinds of interrupts: 100 Hz, 10 Hz, and 1 Hz interrupts

The SWT module outputs a single interrupt signal shared by the above three interrupt causes to the interrupt controller (ITC). The interrupt flag in the SWT module should be read to identify the cause of interrupt that occurred.

## 100 Hz, 10 Hz, 1 Hz interrupts

The 100 Hz (approximate 100 Hz), 10 Hz (approximate 10 Hz), and 1 Hz signal falling edges set the corresponding interrupt flag in the SWT module to 1. At the same time, an interrupt request is sent to the ITC if the corresponding interrupt enable bit has been set to 1 (interrupt enabled). An interrupt is generated if the ITC and S1C17 Core interrupt conditions are satisfied.

If the interrupt enable bit is set to 0 (interrupt disabled, default), no interrupt request will be sent to the ITC.

Cause of interrupt	Interrupt flag	Interrupt enable bit				
100 Hz Interrupt	SIF100/SWT_IFLG register	SIE100/SWT_IMSK register				
10 Hz Interrupt	SIF10/SWT_IFLG register	SIE10/SWT_IMSK register				
1 Hz Interrupt	SIF1/SWT_IFLG register	SIE1/SWT_IMSK register				

Table 13.6.1 SWT Interrupt Flags and Interrupt Enable Bits

For specific information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** The SWT module interrupt flag must be reset in the interrupt handler routine after a stopwatch timer interrupt has occurred to prevent recurring interrupts.
  - Reset the interrupt flag before enabling SWT interrupts with the interrupt enable bit to prevent occurrence of unwanted interrupt. The interrupt flag is reset by writing 1.

## 13.7 Control Register Details

	Table 13.7.1 List of SWT Registers										
Address		Register name	Function								
0x5020	SWT_CTL	Stopwatch Timer Control Register	Resets and starts/stops the timer.								
0x5021	SWT_BCNT	Stopwatch Timer BCD Counter Register	BCD counter data								
0x5022	SWT_IMSK	Stopwatch Timer Interrupt Mask Register	Enables/disables interrupt.								
0x5023	SWT_IFLG	Stopwatch Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.								

The SWT registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## Stopwatch Timer Control Register (SWT\_CTL)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Stopwatch	0x5020	D7–5	-	reserved	-	-	-	0 when being read.
Timer Control	(8 bits)	D4	SWTRST	Stopwatch timer reset	1 Reset 0 Ignored	0	W	
Register		D3–1	-	reserved	-	-	-	
(SWT_CTL)		D0	SWTRUN	Stopwatch timer run/stop control	1 Run 0 Stop	0	R/W	

## D[7:5] Reserved

#### D4 SWTRST: Stopwatch Timer Reset Bit

Resets the SWT module.

- 1 (W): Reset
- 0 (W): Ignored
- 0 (R): Always 0 when read (default)

Writing 1 to this bit resets the counter to 0x0. When reset in Run state, the timer restarts immediately after resetting. The reset data 0x0 is retained when in Stop state.

#### D[3:1] Reserved

#### D0 SWTRUN: Stopwatch Timer Run/Stop Control Bit

Controls the timer Run/Stop.

1 (R/W): Run

0 (R/W): Stop (default)

The timer starts counting when SWTRUN is written as 1 and stops when written as 0. The counter data is retained at Stop state until a reset or the next Run state.

## Stopwatch Timer BCD Counter Register (SWT\_BCNT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Stopwatch	0x5021	D7–4	BCD10[3:0]	1/10 sec. BCD counter value	0 to 9	0	R	
Timer BCD	(8 bits)							
Counter Register (SWT BCNT)		D3–0	BCD100[3:0]	1/100 sec. BCD counter value	0 to 9	0	R	

#### D[7:4] BCD10[3:0]: 1/10 Sec. BCD Counter Value Bits

The 1/10-second counter BCD data can be read out. (Default: 0) This register is read-only and cannot be written to.

#### D[3:0] BCD100[3:0]: 1/100 Sec. BCD Counter Value Bits

The 1/100-second counter BCD data can be read out. (Default: 0) This register is read-only and cannot be written to.

**Note**: The correct counter value may not be read out (reading is unstable) if the register is read while counting is underway. Read the counter register twice in succession and treat the value as valid if the values read are identical.

## Stopwatch Timer Interrupt Mask Register (SWT\_IMSK)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
Stopwatch	0x5022	D7–3	-	reserved		_		-	-	0 when being read.
Timer Interrupt	(8 bits)	D2	SIE1	1 Hz interrupt enable	1	Enable	0 Disable	0	R/W	
Mask Register		D1	SIE10	10 Hz interrupt enable	1	Enable	0 Disable	0	R/W	1
(SWT_IMSK)		D0	SIE100	100 Hz interrupt enable	1	Enable	0 Disable	0	R/W	

This register enables or disables interrupt requests individually for the 100 Hz, 10 Hz, and 1 Hz signals. Setting SIE\* to 1 enables SWT interrupts for the corresponding frequency signal falling edge, while setting to 0 disables interrupts.

#### D[7:3] Reserved

- D2 SIE1: 1 Hz Interrupt Enable Bit Enables or disables 1 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)
- D1 SIE10: 10 Hz Interrupt Enable Bit Enables or disables 10 Hz interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

D0 SIE100: 100 Hz Interrupt Enable Bit Enables or disables 100 Hz interrupts. 1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

## Stopwatch Timer Interrupt Flag Register (SWT\_IFLG)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Stopwatch	0x5023	D7–3	-	reserved	Γ	-		-	-	0 when being read.	
Timer Interrupt	(8 bits)	D2	SIF1	1 Hz interrupt flag	1	Cause of	0 0	Cause of	0	R/W	Reset by writing 1.
Flag Register		D1	SIF10	10 Hz interrupt flag	1	interrupt	i	nterrupt not	0	R/W	
(SWT_IFLG)		D0	SIF100	100 Hz interrupt flag	1	occurred	c	occurred	0	R/W	

This register indicates the occurrence state of interrupt causes due to 100 Hz, 10 Hz, and 1 Hz signals. If an SWT interrupt occurs, identify the interrupt cause (frequency) by reading the interrupt flag in this register. SIF\* is an SWT module interrupt flag that is set to 1 at the falling edge of the corresponding 100 Hz, 10 Hz, or 1 Hz interrupt. SIF\* is reset by writing 1.

## D[7:3] Reserved

## D2 SIF1: 1 Hz Interrupt Flag Bit

Indicates whether the cause of 1 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

## D1 SIF10: 10 Hz Interrupt Flag Bit

Indicates whether the cause of 10 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

#### 13 STOPWATCH TIMER (SWT)

## D0 SIF100: 100 Hz Interrupt Flag Bit

Indicates whether the cause of 100 Hz interrupt has occurred or not.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored


## 14 Watchdog Timer (WDT)

## 14.1 WDT Module Overview

The S1C17555/565/955/965 includes a watchdog timer module (WDT) used to detect CPU runaway. The features of WDT are listed below.

- 10-bit up counter
- · Either reset or NMI can be generated if the counter overflows.

Figure 14.1.1 shows the WDT configuration.



The WDT module generates an NMI or reset (selectable via software) to the CPU if not reset within 1,024/fwDTCLK seconds (4 seconds when the clock source is OSC1).

Reset WDT via software within this cycle to prevent NMI/resets, which in turn enables runaway detection for programs that do not pass through the handler routine.

## 14.2 Operation Clock

The WDT module includes a clock source selector, dividers, and a gate circuit for controlling the operation clock.

## **Clock source selection**

Use CLKSRC[1:0]/WDT\_CLK register to select the clock source from IOSC, OSC3 (S1C17565/965), and OSC1.

CLKSRC[1:0]	Clock source									
CLKSHC[1:0]	S1C17555/955	S1C17565/965								
0x3	Rese	erved								
0x2	Reserved	OSC3								
0x1	OSC1	OSC1								
0x0	IOSC	IOSC								

Table 14.2.1 Clock Source Selection
-------------------------------------

(Default: 0x0)

## **Clock division ratio selection**

When the clock source is OSC1

No division ratio needs to be selected when OSC1 is selected for the clock source. The WDTCLK is generated by dividing the OSC1 clock by 128.

## When the clock source is IOSC or OSC3

When IOSC or OSC3 is selected for the clock source, use CLKDIV[1:0]/WDT\_CLK register to select the division ratio.

1000/00	
CLKDIV[1:0]	Division ratio
0x3	1/32768
0x2	1/16384
0x1	1/8192
0x0	1/4096
	(Default: 0x0)

Table 14.2.2 IOSC/OSC3 Division Ratio Selection

## Clock enable

The clock supply is enabled with CLKEN/WDT\_CLK register. The CLKEN default setting is 0, which stops the clock. Setting CLKEN to 1 feeds the clock generated as above to the WDT circuit. If no WDT operation is required, stop the clock to reduce current consumption.

## 14.3 WDT Control

## 14.3.1 NMI/Reset Mode Selection

WDTMD/WDT\_ST register is used to select whether an NMI signal or a reset signal is output when WDT has not been reset within the NMI/reset generation cycle.

To generate an NMI, set WDTMD to 0 (default). Set to 1 to generate a reset.

## 14.3.2 WDT Run/Stop Control

WDT starts counting when a value other than 0b1010 is written to WDTRUN[3:0]/WDT\_CTL register and stops when 0b1010 is written.

At initial reset, WDTRUN[3:0] is set to 0b1010 to stop the watchdog timer.

Since an NMI or reset may be generated immediately after running depending on the counter value, WDT should also be reset concurrently (before running the watchdog timer), as explained in the following section.

## 14.3.3 WDT Reset

To reset WDT, write 1 to WDTRST/WDT\_CTL register.

A location should be provided for periodically processing the routine for resetting WDT before an NMI or reset is generated when using WDT. Process this routine within 1,024/fwDTCLK seconds (4 seconds when the clock source is OSC1) cycle.

After resetting, WDT starts counting with a new NMI/Reset generation cycle.

If WDT is not reset within the NMI/Reset generation cycle for any reason, the CPU is switched to interrupt processing by NMI or reset, the interrupt vector is read out, and the interrupt handler routine is executed. The reset and NMI vector addresses are TTBR + 0x0 and TTBR + 0x08.

If the counter overflows and generates an NMI without WDT being reset, WDTST/WDT\_ST register is set to 1. This bit is provided to confirm that WDT was the source of the NMI. The WDTST set to 1 is cleared to 0 by resetting WDT.

## 14.3.4 Operations in HALT and SLEEP Modes

## HALT mode

The WDT module operates in HALT mode, as the clock is supplied. HALT mode is therefore cleared by an NMI or reset if it continues for more than the NMI/reset generation cycle. To disable WDT while in HALT mode, stop WDT by writing 0b1010 to WDTRUN[3:0]/WDT\_CTL register before executing the halt instruction. Reset WDT before resuming operations after HALT mode is cleared.

## SLEEP mode

The clock supplied from the CLG module is stopped in SLEEP mode, which also stops WDT. To prevent generation of an unnecessary NMI or reset after clearing SLEEP mode, reset WDT before executing the slp instruction. WDT should also be stopped as required using WDTRUN[3:0].

## 14.4 Control Register Details

	Table 14.4.1 List of WDT Registers										
Address	Address Register name Function										
0x5040	WDT_CTL	Watchdog Timer Control Register	Resets and starts/stops the timer.								
0x5041	WDT_ST	Watchdog Timer Status Register	Sets the timer mode and indicates NMI status.								
0x5070	WDT_CLK	WDT Clock Control Register	Controls the WDT clock.								

The WDT registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

## Watchdog Timer Control Register (WDT\_CTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
Watchdog	0x5040	D7–5	-	reserved	-		-	-	0 when being read.
Timer Control	(8 bits)	D4	WDTRST	Watchdog timer reset	1 Reset	0 Ignored	0	W	
Register		D3–0	WDTRUN[3:0]	Watchdog timer run/stop control	Other than 1010	1010	1010	R/W	
(WDT_CTL)					Run	Stop			

## D[7:5] Reserved

## D4 WDTRST: Watchdog Timer Reset Bit

Resets WDT.

1 (W): Reset

0 (W): Ignored

- 0 (R): Always 0 when read (default)
- **Note**: To use WDT, it must be reset by writing 1 to this bit within the NMI/reset generation cycle (4 seconds when fosc1 = 32.768 kHz). This resets the up-counter to 0 and starts counting with a new NMI/reset generation cycle.

## D[3:0] WDTRUN[3:0]: Watchdog Timer Run/Stop Control Bits

Controls WDT Run/Stop. Values other than 0b1010 (R/W): Run 0b1010 (R/W): Stop (default)

Note: WDT must also be reset to prevent generation of an unnecessary NMI or Reset before starting WDT.

## Watchdog Timer Status Register (WDT\_ST)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
Watchdog	0x5041	D7–2	-	reserved	_		-	-	0 when being read.		
Timer Status	(8 bits)									-	
Register		D1	WDTMD	NMI/Reset mode select	1	Reset	0	NMI	0	R/W	
(WDT_ST)		D0	WDTST	NMI status	1	NMI occurred	0	Not occurred	0	R	

#### D[7:2] Reserved

#### D1 WDTMD: NMI/Reset Mode Select Bit

Selects NMI or reset generation on counter overflow. 1 (R/W): Reset

0 (R/W): NMI (default)

Setting this bit to 1 outputs a reset signal when the counter overflows. Setting to 0 outputs an NMI signal.

#### D0 WDTST: NMI Status Bit

Indicates a counter overflow and NMI occurrence.

1 (R): NMI occurred (counter overflow)

0 (R): NMI not occurred (default)

This bit confirms that WDT was the source of the NMI. The WDTST set to 1 is cleared to 0 by resetting WDT.

This is also set by a counter overflow if reset output is selected, but is cleared by initial reset and cannot be confirmed.

## WDT Clock Control Register (WDT\_CLK)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
WDT Clock	0x5070	D7–6	-	reserved	-	_	-	-	0 when being read.
Control Register	(8 bits)	D5–4	CLKDIV	Clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
(WDT_CLK)			[1:0]		0x3	1/32768			source is IOSC or
					0x2	1/16384			OSC3
					0x1	1/8192			
					0x0	1/4096			
		D3–2	CLKSRC	Clock source select CLKSRC[1:0] Clock source		0x0	R/W	* S1C17565/965	
			[1:0]		0x3	reserved			only
					0x2	OSC3*			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-	-	-	-	0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	

#### D[7:6] Reserved

## D[5:4] CLKDIV[1:0]: Clock Division Ratio Select Bits

Selects the division ratio for generating the WDT clock when IOSC or OSC3 is used as the clock source.

Table 14.4.2 IOSC/OSC3 Division Ratio Selection						
CLKDIV[1:0]	Division ratio					
0x3	1/32768					
0x2	1/16384					
0x1	1/8192					
0x0	1/4096					

(Default: 0x0)

## D[3:2] CLKSRC[1:0]: Clock Source Select Bits

Selects the WDT clock source.

CLKSRC[1:0]	Clock source					
CLK3hC[1:0]	S1C17555/955	S1C17565/965				
0x3	Reserved					
0x2	Reserved	OSC3				
0x1	OSC1	OSC1				
0x0	IOSC	IOSC				

(Default: 0x0)

#### D1 Reserved

## D0 CLKEN: Count Clock Enable Bit

Enables or disables the clock supply to WDT.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the WDT circuit.

# 15 UART

Note: UART Ch.0 only is available in the S1C17555/955.

## 15.1 UART Module Overview

The S1C17565/965 includes a UART module with two asynchronous communication channels and the S1C17555/955 includes one asynchronous communication channel. A UART channel includes a 2-byte receive data buffer and 1-byte transmit data buffer allowing successive data transfer. The UART module also includes an RZI modulator/demodulator circuit that enables IrDA 1.0-compatible infrared communications simply by adding basic external circuits.

The following shows the main features of the UART:

- Transfer rate: 150 to 960 kbps (150 to 115,200 bps in IrDA mode)
- Transfer clock: Internal clock (baud rate generator output) or an external clock (SCLK input) can be selected.
- Character length: 7 or 8 bits (LSB first)
- Parity mode: Even, odd, or no parity
- Stop bit: 1 or 2 bits
- Start bit: 1 bit fixed
- Supports full-duplex communications.
- Includes a 2-byte receive data buffer and a 1-byte transmit data buffer.
- Includes a baud rate generator with fine adjustment function.
- Includes an RZI modulator/demodulator circuit to support IrDA 1.0-compatible infrared communications.
- Can detect parity error, framing error, and overrun error during receiving.
- Can generate receive buffer full, transmit buffer empty, end of transmission and receive error interrupts.

Figure 15.1.1 shows the UART configuration.




Figure 15.1.1 UART Configuration

**Note**: Two channels in the UART module have the same functions except for control register addresses. For this reason, the description in this chapter applies to both UART channels. The 'x' in the register name indicates the channel number (0 or 1).

Example: UART\_CTLx register

Ch.0: UART\_CTL0 register Ch.1: UART\_CTL1 register

## 15.2 UART Input/Output Pins

Table 15.2.1 lists the UART input/output pins.

Pin name	I/O	Qty	Function
SIN0 (Ch.0)		2	UART Ch.x data input pin
SIN1 (Ch.1)*			Inputs serial data sent from an external serial device.
SOUT0 (Ch.0)	0	2	UART Ch.x data output pin
SOUT1 (Ch.1)*			Outputs serial data sent to an external serial device.
SCLK0 (Ch.0)		2	UART Ch.x clock input pin
SCLK1 (Ch.1)*			Inputs the transfer clock when an external clock is used.

Table 15.2.1 List of UART Pins

\* Available only in the S1C17565/965

The UART input/output pins (SIN*x*, SOUT*x*, SCLK*x*) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as UART input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

## 15.3 Baud Rate Generator

The UART module includes a baud rate generator to generate the transfer (sampling) clock. It consists of an 8-bit programmable timer with fine mode. The timer counts down from the initial value set via software and outputs an underflow signal when the counter underflows. The underflow signal is used to generate the transfer clock. The underflow cycle can be programmed by selecting the clock source and initial data, enabling the application program to obtain serial transfer rates as required. Fine mode provides a function that minimizes transfer rate errors.




Figure 15.3.1 Baud Rate Generator

## **Clock source settings**

The clock source can be selected from IOSC, OSC3 (S1C17565/965), OSC1, or external clock using CLK-SRC[1:0]/UART\_CLKx register.

	Clock source							
CLKSRC[1:0]	S1C17555/955	S1C17565/965						
0x3	Reserved							
0x2	Reserved	OSC3						
0x1	OSC1	OSC1						
0x0	IOSC	IOSC						

Table	15.3.1	<b>Clock Source</b>	Selection
iubic	10.0.1		0010011011

(Default: 0x0)

Note: When inputting the external clock via the SCLKx pin, the clock duty ratio must be 50%.

When IOSC or OSC3 is selected as the clock source, use CLKDIV[1:0]/UART\_CLKx register to select the division ratio.

CLKDIV[1:0]	Division ratio
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1
	(Default: 0x0)


Table 15.3.2 IOSC/OSC3 Division Ratio Selection

Clock supply to the counter is controlled using CLKEN/UART\_CLKx register. The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the counter.

## Initial counter value setting

BR[7:0]/UART\_BRx register is used to set the initial value for the down counter.

The initial counter value is preset to the down counter if the counter underflows. This means that the initial counter value and the count clock frequency determine the time elapsed between underflows.



Use the following equations to calculate the initial counter value for obtaining the desired transfer rate.


- $bps = \frac{ct\_clk}{\{(BR + 1) \times 16 + FMD\}}$   $BR = \left(\frac{ct\_clk}{bps} FMD 16\right) \div 16$   $ct\_clk: Count clock frequency (Hz)$  BR: BR[7:0] setting (0 to 255) bps: Transfer rate (bit/s) FMD: FMD[3:0] (fine mode) setting (0 to 15)
- Note: The UART transfer rate is capped at 960 kbps (115,200 bps in IrDA mode). Do not set faster transfer rates.

## Fine Mode

Fine mode provides a function that minimizes transfer rate errors. The baud rate generator output clock can be set to the required frequency by selecting the appropriate clock source and initial counter data. Note that errors may occur, depending on the transfer rate. Fine mode extends the output clock cycle by delaying the underflow pulse from the counter. This delay can be specified with the FMD[3:0]/UART\_FMDx register. FMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period. Inserting one delay extends the output clock cycle by one count clock cycle.

-	2	3	4			Underflow number									
-			4	5	6	7	8	9	10	11	12	13	14	15	16
	-	-	-	-	-	-	-	-	Ι		-	-	-	1	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	D
-	-	-	-	-	-	-	D	-	-	-	-	-	-	-	D
-	-	-	-	-	-	-	D	-	-	-	D	-	-	-	D
-	-	-	D	-	_	-	D	-	_	-	D	-	-	_	D
-	-	-	D	-	-	-	D	-	-	-	D	-	D	-	D
-	-	-	D	-	D	-	D	-	-	-	D	-	D	-	D
-	-	-	D	-	D	-	D	-	D	-	D	-	D	-	D
-	D	-	D	-	D	-	D	-	D	-	D	-	D	-	D
-	D	-	D	-	D	-	D	-	D	-	D	-	D	D	D
-	D	-	D	-	D	D	D	-	D	-	D	-	D	D	D
-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
-	D	D	D	-	D	D	D	-	D	D	D	D	D	D	D
-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
				-         -         -           -         -         -	-     -     -       -     -     -       -     -     D       -     -     D       -     -     D       -     -     D       -     -     D       -     -     D       -     -     D       -     -     D       -     -     D       -     D     -       D     -     D       D     -     D       D     -     D       D     -     D       D     -     D       D     -     D       D     -     D	-     -     -     -       -     -     -     -       -     -     D     -       -     -     D     -       -     -     D     -       -     -     D     -       -     -     D     -       -     -     D     -       -     -     D     -       -     -     D     -       -     D     -     D       -     D     -     D       -     D     -     D       -     D     -     D       -     D     -     D       -     D     -     D       -     D     -     D       -     D     -     D       -     D     -     D       -     D     D     -	-     -     -     -     -       -     -     -     -     -       -     -     D     -     -       -     -     D     -     -       -     -     D     -     -       -     -     D     -     D       -     -     D     -     D       -     -     D     -     D       -     -     D     -     D       -     -     D     -     D       -     -     D     -     D       -     D     -     D     -       -     D     -     D     -       -     D     -     D     -       -     D     -     D     -       -     D     -     D     -       -     D     -     D     D       -     D     D     -     D	-     -     -     -     -     D       -     -     -     -     -     D       -     -     D     -     -     D       -     -     D     -     -     D       -     -     D     -     D     D       -     -     D     -     D     D       -     -     D     -     D     D       -     -     D     -     D     D       -     -     D     -     D     D       -     -     D     -     D     D       -     D     -     D     -     D       -     D     -     D     -     D       -     D     -     D     -     D       -     D     -     D     -     D       -     D     -     D     -     D       -     D     -     D     -     D       -     D     -     D     D     D       -     D     D     -     D     D       -     D     D     D     D     D	-     - <td>-       -</td> <td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td> <td>-     -<td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td><td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td><td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td></td>	-       -	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	-     - <td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td> <td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td> <td><math display="block"> \begin{array}{c ccccccccccccccccccccccccccccccccccc</math></td>	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Table 15.3.3 Delay Patterns Specified by FMD[3:0]



At initial reset, FMD[3:0] is set to 0x0, preventing insertion of delay cycles.

**Note**: Make sure the UART is halted (RXEN/UART\_CTL*x* register = 0) before setting the baud rate generator.

## 15.4 Transfer Data Settings

Set the following conditions to configure the transfer data format.

- Data length: 7 or 8 bits
- Start bit: Fixed at 1 bit
- Stop bit: 1 or 2 bits
- Parity bit: Even, odd, or no parity
- **Note**: Make sure the UART is halted (RXEN/UART\_CTL*x* register = 0) before changing transfer data format settings.

#### Data length

The data length is selected by CHLN/UART\_MODx register. Setting CHLN to 0 (default) configures the data length to 7 bits. Setting CHLN to 1 configures it to 8 bits.

#### Stop bit

The stop bit length is selected by STPB/UART\_MOD*x* register. Setting STPB to 0 (default) configures the stop bit length to 1 bit. Setting STPB to 1 configures it to 2 bits.

#### Parity bit

Whether the parity function is enabled or disabled is selected by PREN/UART\_MOD*x* register. Setting PREN to 0 (default) disables the parity function. In this case, no parity bit is added to the transfer data and the data is not checked for parity when received. Setting PREN to 1 enables the parity function. In this case, a parity bit is added to the transfer data and the data is checked for parity when received. When the parity function is enabled, the parity mode is selected by PMD/UART\_MOD*x* register. Setting PMD to 0 (default) adds a parity bit and checks for even parity. Setting PMD to 1 adds a parity bit and checks for odd parity.

Sampling clock (sclk)
CHLN = 0, PREN = 0, STPB = 0 <u>s1 ( D0 ) D1 ( D2 ) D3 ( D4 ) D5 ( D6 )</u> s2
CHLN = 0, PREN = 1, STPB = 0 <u>s1 ( D0 ) D1 ( D2 ) D3 ( D4 ) D5 ( D6 ) p</u> s2
CHLN = 0, PREN = 0, STPB = 1
CHLN = 0, PREN = 1, STPB = 1
CHLN = 1, PREN = 0, STPB = 0 <u>s1 ( D0 ) D1 ( D2 ) D3 ( D4 ) D5 ( D6 ) D7</u> s2
CHLN = 1, PREN = 1, STPB = 0 <u>s1 ( D0 ) D1 ( D2 ) D3 ( D4 ) D5 ( D6 ) D7 ( p )</u> s2
CHLN = 1, PREN = 0, STPB = 1
CHLN = 1, PREN = 1, STPB = 1
s1: start bit, s2 & s3: stop bit, p: parity bit
Figure 15.4.1 Transfer Data Format

## 15.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Select the input clock. (See Section 15.3.)
- (2) Program the baud rate generator to output the transfer clock. (See Section 15.3.)
- (3) Set the transfer data format. (See Section 15.4.)
- (4) To use the IrDA interface, set IrDA mode. (See Section 15.8.)
- (5) Set interrupt conditions to use UART interrupts. (See Section 15.7.)
- **Note**: Make sure the UART is halted (RXEN/UART\_CTL*x* register = 0) before changing the above settings.

## **Enabling data transfers**

Set RXEN/UART\_CTLx register to 1 to enable data transfers. This puts the transmitter/receiver circuit in ready-to-transmit/receive status.

Note: Do not set RXEN to 0 while the UART is sending or receiving data.

#### Data transmission control

To start data transmission, write the transmit data to TXD[7:0]/UART\_TXDx register.

The data is written to the transmit data buffer, and the transmitter circuit starts sending data.


The buffer data is sent to the transmit shift register, and the start bit is output from the SOUTx pin. The data in the shift register is then output from the LSB. The transfer data bit is shifted in sync with the sampling clock rising edge and output in sequence via the SOUTx pin. Following output of MSB, the parity bit (if parity is enabled) and the stop bit are output.

The transmitter circuit includes three status flags: TDBE/UART\_STx register, TRBS/UART\_STx register, and TRED/UART\_STx register.

The TDBE flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the transmit data buffer and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 15.7). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by reading the TDBE flag. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the TDBE flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

The TRBS flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the transmitter circuit is operating or at standby.

The TRED switches to 1 when the TRBS flag reverts to 0 from 1, indicating that transmit operation has completed. An interrupt can be generated when this flag is set to 1 (see Section 15.7). Use this interrupt for transmission end processing. The TRED flag is reset by writing 1.



## 15 UART

## **Data reception control**

The receiver circuit is activated by setting RXEN to 1, enabling data to be received from an external serial device.

When the external serial device sends a start bit, the receiver circuit detects its Low level and starts sampling the following data bits. The data bits are sampled at the sampling clock rising edge, and the lead bit is loaded into the receive shift register as LSB. Once the MSB has been received into the shift register, the received data is loaded into the receive data buffer. If parity checking is enabled, the receiver circuit checks the received data at the same time by checking the parity bit received immediately after the MSB.

The receive data buffer, a 2-byte FIFO, receives data until full.

Received data in the buffer can be read from RXD[7:0]/UART\_RXDx register. The oldest data is read out first and data is cleared by reading.

The receiver circuit includes two buffer status flags: RDRY/UART\_STx register and RD2B/UART\_STx register.

The RDRY flag indicates that the receive data buffer still contains data. The RD2B flag indicates that the receive data buffer is full.

(1) 
$$RDRY = 0, RD2B = 0$$

The receive data buffer contents need not be read, since no data has been received.

(2) 
$$RDRY = 1$$
,  $RD2B = 0$ 

One 8-bit data has been received. Read the receive data buffer contents once. This resets the RDRY flag. The buffer reverts to state (1) above.

If the receive data buffer contents are read twice, the second data read will be invalid.


#### (3) RDRY = 1, RD2B = 1

Two 8-bit data have been received. Read the receive data buffer contents twice. The receive data buffer outputs the oldest data first. This resets the RD2B flag. The buffer then reverts to the state in (2) above. The second read outputs the most recent received data, after which the buffer reverts to the state in (1) above. Even when the receive data buffer is full, the shift register can start receiving 8-bit data one more time. An overrun error will occur if receiving is finished before the receive data buffer has been read. In this case, the last received data cannot be read. The contents of the receive data buffer must be read out before an overrun error occurs. For detailed information on overrun errors, refer to Section 15.6.

The volume of data received can be checked by reading these flags.

The UART allows receive buffer full interrupts to be generated once data has been received in the receive data buffer. These interrupts can be used to read the receive data buffer. By default, a receive buffer full interrupt occurs when the receive data buffer receives one 8-bit data (status (2) above). This can be changed by setting RBFI/UART\_CTLx register to 1 so that an interrupt occurs when the receive data buffer receives two 8-bit data.

Three error flags are also provided in addition to the flags previously mentioned. See Section 15.6 for detailed information on flags and receive errors.



S1: Start bit, S2: Stop bit, P: Parity bit, Rd: Data read from RXD[7:0]

Figure 15.5.2 Data Receiving Timing Chart

## **Disabling data transfers**

After a data transfer is completed (both transmission and reception), write 0 to RXEN to disable data transfers.

Note: Setting RXEN to 0 empties the transmit data buffer, clearing any remaining data. The data being transferred cannot be guaranteed if RXEN is set to 0 while data is being sent or received. Make sure that the TDBE flag is 1 and the TRBS and RDRY flags are both 0 before disabling data transfer.

## 15.6 Receive Errors

Three different receive errors may be detected while receiving data.

Since receive errors are interrupt causes, they can be processed by generating interrupts. For more information on UART interrupt control, see Section 15.7.

## Parity error

If PREN/UART\_MODx register has been set to 1 (parity enabled), data received is checked for parity.

Data received in the shift register is checked for parity when sent to the receive data buffer. The matching is checked against the PMD/UART\_MOD*x* register setting (odd or even parity). If the result is a non-match, a parity error is issued, and the parity error flag PER/UART\_ST*x* register is set to 1. Even if this error occurs, the data received is sent to the receive data buffer, and the receiving operation continues. However, the received data cannot be guaranteed if a parity error occurs. The PER flag is reset to 0 by writing 1.

## Framing error

A framing error occurs if the stop bit is received as 0 and the UART determines loss of sync. If the stop bit is set to two bits, only the first bit is checked.

The framing error flag FER/UART\_ST*x* register is set to 1 if this error occurs. The received data is still transferred to the receive data buffer if this error occurs and the receiving operation continues, but the data cannot be guaranteed, even if no framing error occurs for subsequent data receiving. The FER flag is reset to 0 by writing 1.

## **Overrun error**

Even if the receive data buffer is full (two 8-bit data already received), the third data can be received in the shift register. However, if the receive data buffer is not emptied (by reading out data received) by the time this data has been received, the third data received in the shift register will not be sent to the buffer and an overrun error will be generated. If an overrun error occurs, the overrun error flag OER/UART\_STx register is set to 1. The receiving operation continues even if this error occurs. The OER flag is reset to 0 by writing 1.

## 15.7 UART Interrupts

The UART includes a function for generating the following four different types of interrupts.

- Transmit buffer empty interrupt
- End of transmission interrupt
- Receive buffer full interrupt
- Receive error interrupt

Each UART channel outputs one interrupt signal shared by the four above interrupt causes to the interrupt controller (ITC). Inspect the status flag and error flag to determine the interrupt cause occurred.

## Transmit buffer empty interrupt

To use this interrupt, set TIEN/UART\_CTLx register to 1. If TIEN is set to 1 while TDBE/UART\_STx register is 1 (transmit data buffer empty) or if TDBE is set to 1 (when the transmit data buffer becomes empty by loading the transmit data written to it to the shift register) while TIEN is 1, an interrupt request is sent to the ITC. An interrupt occurs if other interrupt conditions are met.

If TIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

You can inspect the TDBE flag in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a transmit buffer empty. If TDBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

## End of transmission interrupt

To use this interrupt, set TEIEN/UART\_CTLx register to 1. If TEIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When the TRBS flag is reset to 0, the UART sets TRED/UART\_STx register to 1, indicating that the transmit operation has completed. If end of transmission interrupts are enabled (TEIEN = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the TRED flag in the UART interrupt handler routine to determine whether the UART interrupt is attributable to an end of transmission. If TRED is 1, the transmission processing can be terminated.

## **Receive buffer full interrupt**

To use this interrupt, set RIEN/UART\_CTLx register to 1. If RIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If the specified volume of received data is loaded into the receive data buffer when a receive buffer full interrupt is enabled (RIEN = 1), the UART outputs an interrupt request to the ITC. If RBFI/UART\_CTLx register is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/UART\_STx register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART\_STx register is set to 1).

An interrupt occurs if other interrupt conditions are met. You can inspect the RDRY and RD2B flags in the UART interrupt handler routine to determine whether the UART interrupt is attributable to a receive buffer full. If RDRY or RD2B is 1, the received data can be read from the receive data buffer by the interrupt handler routine.

## **Receive error interrupt**

To use this interrupt, set REIEN/UART\_CTLx register to 1. If REIEN is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

The UART sets an error flag, PER, FER, or OER/UART\_STx register to 1 if a parity error, framing error, or overrun error is detected when receiving data. If receive error interrupts are enabled (REIEN = 1), an interrupt request is sent simultaneously to the ITC.

If other interrupt conditions are satisfied, an interrupt occurs. You can inspect the PER, FER, and OER flags in the UART interrupt handler routine to determine whether the UART interrupt was caused by a receive error. If any of the error flags has the value 1, the interrupt handler routine will proceed with error recovery.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

## 15.8 IrDA Interface

This UART module includes an RZI modulator/demodulator circuit enabling implementation of IrDA 1.0-compatible infrared communication function simply by adding basic external circuits.

The transmit data output from the UART transmit shift register is input to the modulator circuit and output from the SOUTx pin after the Low pulse has been modulated to a  $3 \times \text{sclk16}$  cycle.





Figure 15.8.1 Transmission Signal Waveform

The received IrDA signal is input to the demodulator circuit and the Low pulse width is converted to  $16 \times \text{sclk16}$  cycles before entry to the receive shift register. The demodulator circuit uses the pulse detection clock selected separately from the transfer clock to detect Low pulses input (when minimum pulse width =  $1.41 \text{ } \mu \text{s}/115,200 \text{ } \text{bps}$ ).



## IrDA enable

To use the IrDA interface function, set IRMD/UART\_EXPx register to 1. This enables the RZI modulator/demodulator circuit.

Note: This setting must be performed before setting other UART conditions.

## Serial data transfer control

Data transfer control in IrDA mode is identical to that for normal interfaces. For detailed information on data format settings and data transfer and interrupt control methods, refer to the preceding sections.

## **15.9 Control Register Details**

	Table 15.9.1 List of UART Registers								
Address		Register name	Function						
0x4100	UART_ST0	UART Ch.0 Status Register	Indicates transfer, buffer and error statuses.						
0x4101	UART_TXD0	UART Ch.0 Transmit Data Register	Transmit data						
0x4102	UART_RXD0	UART Ch.0 Receive Data Register	Receive data						
0x4103	UART_MOD0	UART Ch.0 Mode Register	Sets transfer data format.						

S1C17555/565/955/965 TECHNICAL MANUAL Seiko Epson Corporation (Rev. 1.0)

Address		Register name	Function
0x4104	UART_CTL0	UART Ch.0 Control Register	Controls data transfer.
0x4105	UART_EXP0	UART Ch.0 Expansion Register	Sets IrDA mode.
0x4106	UART_BR0	UART Ch.0 Baud Rate Register	Sets baud rate.
0x4107	UART_FMD0	UART Ch.0 Fine Mode Register	Sets fine mode.
0x4120	UART_ST1	UART Ch.1 Status Register	Indicates transfer, buffer and error statuses. *
0x4121	UART_TXD1	UART Ch.1 Transmit Data Register	Transmit data *
0x4122	UART_RXD1	UART Ch.1 Receive Data Register	Receive data *
0x4123	UART_MOD1	UART Ch.1 Mode Register	Sets transfer data format. *
0x4124	UART_CTL1	UART Ch.1 Control Register	Controls data transfer. *
0x4125	UART_EXP1	UART Ch.1 Expansion Register	Sets IrDA mode. *
0x4126	UART_BR1	UART Ch.1 Baud Rate Register	Sets baud rate. *
0x4127	UART_FMD1	UART Ch.1 Fine Mode Register	Sets fine mode. *
0x506c	UART_CLK0	UART Ch.0 Clock Control Register	Selects the baud rate generator clock.
0x506d	UART_CLK1	UART Ch.1 Clock Control Register	Selects the baud rate generator clock. *

\* Available only in the S1C17565/965

The UART registers are described in detail below.

- Notes: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.
  - The following UART bits should be set with transfers disabled (RXEN = 0).
    - All UART\_MODx register bits (STPB, PMD, PREN, CHLN)
    - RBFI bit in the UART\_CTLx register
    - All UART\_EXPx register bits (IRMD)
    - All UART\_BRx register bits (BR[7:0])
    - All UART\_FMDx register bits (FMD[3:0])
    - All UART\_CLKx register bits (CLKDIV[1:0], CLKSRC[1:0], CLKEN)

## UART Ch.x Status Registers (UART\_STx)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
UART Ch.x	0x4100	D7	TRED	End of transmission flag	1	Completed	0	Not completed	0	R/W	Reset by writing 1.
Status Register	0x4120	D6	FER	Framing error flag	1	Error	0	Normal	0	R/W	
(UART_ST <i>x</i> )	(8 bits)	D5	PER	Parity error flag	arity error flag 1 Error		0	Normal	0	R/W	
		D4	OER	Overrun error flag	1 Error		0	Normal	0	R/W	
		D3	RD2B	Second byte receive flag	1	Ready	0	Empty	0	R	
		D2	TRBS	Transmit busy flag	1	Busy	0	Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag 1 F		Ready	0	Empty	0	R	
		D0	TDBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	

#### D7 TRED: End of Transmission Flag Bit

Indicates whether the transmit operation has completed or not.

- 1 (R): Completed
- 0 (R): Not completed (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

TRED is set to 1 when the TRBS flag is reset to 0 (when transmission has completed). TRED is reset by writing 1.

## D6 FER: Framing Error Flag Bit

Indicates whether a framing error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

FER is set to 1 when a framing error occurs. Framing errors occur when data is received with the stop bit set to 0. FER is reset by writing 1.

## D5 PER: Parity Error Flag Bit

Indicates whether a parity error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

PER is set to 1 when a parity error occurs. Parity checking is enabled only when PREN/ UART\_MOD*x* register is set to 1 and is performed when received data is transferred from the shift register to the receive data buffer. PER is reset by writing 1.

## D4 OER: Overrun Error Flag Bit

Indicates whether an overrun error has occurred or not.

- 1 (R): Error occurred
- 0 (R): No error (default)
- 1 (W): Reset to 0
- 0 (W): Ignored

OER is set to 1 when an overrun error occurs. Overrun errors occur when data is received in the shift register when the receive data buffer is already full and additional data is sent. The receive data buffer is not overwritten even if this error occurs. The shift register is overwritten as soon as the error occurs. OER is reset by writing 1.

## D3 RD2B: Second Byte Receive Flag Bit

Indicates that the receive data buffer contains two received data.

- 1 (R): Second byte can be read
- 0 (R): Second byte not received (default)

RD2B is set to 1 when the second byte of data is loaded into the receive data buffer and is reset to 0 when the first data is read from the receive data buffer.

## D2 TRBS: Transmit Busy Flag Bit

Indicates the transmit shift register status.

- 1 (R): Operating
- 0 (R): Standby (default)

TRBS is set to 1 when transmit data is loaded from the transmit data buffer into the shift register and is reset to 0 when the data transfer is completed. Inspect TRBS to determine whether the transmit circuit is operating or at standby.

## D1 RDRY: Receive Data Ready Flag Bit

Indicates that the receive data buffer contains valid received data.

- 1 (R): Data can be read
- 0 (R): Buffer empty (default)

RDRY is set to 1 when received data is loaded into the receive data buffer and is reset to 0 when all data has been read from the receive data buffer.

## D0 TDBE: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Buffer empty (default)
- 0 (R): Data exists

TDBE is reset to 0 when transmit data is written to the transmit data buffer and is set to 1 when the data is transferred to the shift register.

## UART Ch.x Transmit Data Registers (UART\_TXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4101	D7–0	TXD[7:0]	Transmit data	0x0 to 0xff (0x7f)	0x0	R/W	
Transmit Data	0x4121			TXD7(6) = MSB				
Register	(8 bits)			TXD0 = LSB				
(UART_TXD <i>x</i> )								

## D[7:0] TXD[7:0]: Transmit Data

Write transmit data to be set in the transmit data buffer. (Default: 0x0)

The UART starts transmitting when data is written to this register. Data written to TXD[7:0] is retained until sent to the transmit data buffer. Transmitting data from within the transmit data buffer generates a cause of transmit buffer empty interrupt.

TXD7 (MSB) is invalid in 7-bit mode.

Serial converted data is output from the SOUTx pin beginning with the LSB, in which the bits set to 1 are output as High level and bits set to 0 as Low level signals.

This register can also be read.

## UART Ch.x Receive Data Registers (UART\_RXDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4102	D7–0	RXD[7:0]	Receive data in the receive data	0x0 to 0xff (0x7f)	0x0	R	Older data in the buf-
Receive Data	0x4122			buffer				fer is read out first.
Register	(8 bits)			RXD7(6) = MSB				
(UART_RXDx)				RXD0 = LSB				

## D[7:0] RXD[7:0]: Receive Data

Data in the receive data buffer is read out in sequence, starting with the oldest. Received data is placed in the receive data buffer. The receive data buffer is a 2-byte FIFO that allows proper data reception until it fills, even if data is not read out. If the buffer is full and the shift register also contains received data, an overrun error will occur, unless the data is read out before reception of the subsequent data starts.

The receive circuit includes two receive buffer status flags: RDRY/UART\_STx register and RD2B/UART\_STx register. The RDRY flag indicates the presence of valid received data in the receive data buffer, while the RD2B flag indicates the presence of two received data in the receive data buffer.

A receive buffer full interrupt occurs when the received data in the receive data buffer reaches the number specified by RBFI/UART\_CTLx register.

0 is loaded into RXD7 in 7-bit mode.

Serial data input via the SINx pin is converted to parallel, with the initial bit as LSB, the High level bit as 1, and the Low level bit as 0. This data is then loaded into the receive data buffer. This register is read-only. (Default: 0x0)

## UART Ch.x Mode Registers (UART\_MODx)

Register name	Address	Bit	Name	Function Setting Ini				Init.	R/W	Remarks	
UART Ch.x	0x4103	D7–5	-	reserved		-	_		-	-	0 when being read.
Mode Register	0x4123	D4	CHLN	Character length select	1 8 bits 0 7 bits		0	R/W			
(UART_MOD <i>x</i> )	(8 bits)	D3	PREN	Parity enable	1 With parity 0 No parity			0	R/W		
		D2	PMD	Parity mode select	1	Odd	0	Even	0	R/W	
		D1	STPB	Stop bit select	select 1 2 bits 0 1 bit		0	R/W			
		D0	-	reserved		-	-		-	-	0 when being read.

## D[7:5] Reserved

## D4 CHLN: Character Length Select Bit

Selects the serial transfer data length. 1 (R/W): 8 bits 0 (R/W): 7 bits (default)

## D3 PREN: Parity Enable Bit

Enables the parity function.

1 (R/W): With parity

0 (R/W): No parity (default)

PREN is used to select whether received data parity checking is performed and whether a parity bit is added to transmit data. Setting PREN to 1 parity-checks the received data. A parity bit is automatically added to the transmit data. If PREN is set to 0, no parity bit is checked or added.

#### D2 PMD: Parity Mode Select Bit

Selects the parity mode. 1 (R/W): Odd parity 0 (R/W): Even parity (default)

Writing 1 to PMD selects odd parity; writing 0 to it selects even parity. Parity checking and parity bit addition are enabled only when PREN is set to 1. The PMD setting is disabled if PREN is 0.

#### D1 STPB: Stop Bit Select Bit

Selects the stop bit length. 1 (R/W): 2 bits 0 (R/W): 1 bit (default)

Writing 1 to STPB selects 2 stop bits; writing 0 to it selects 1 bit. The start bit is fixed at 1 bit.

#### D0 Reserved

## UART Ch.x Control Registers (UART\_CTLx)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
UART Ch.x	0x4104	D7	TEIEN	End of transmission int. enable	1	Enable	0	Disable	0	R/W	
Control Register	0x4124	D6	REIEN	Receive error int. enable	1 Enable 0 Disable		0	R/W			
(UART_CTL <i>x</i> )	(8 bits)	D5	RIEN	Receive buffer full int. enable	1 Enable 0 Disable		0	R/W			
	[	D4	TIEN	Transmit buffer empty int. enable	1 Enable 0 Disable		0	R/W			
	[	D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup	1 2 bytes 0 1 byte		0	R/W			
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	

#### D7 TEIEN: End of Transmission Interrupt Enable Bit

Enables interrupt requests to the ITC when transmit operation has completed. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Set this bit to 1 to terminate transmit processing using interrupts.

#### D6 REIEN: Receive Error Interrupt Enable Bit

Enables interrupt requests to the ITC when a receive error occurs.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to process receive errors using interrupts.

## D5 RIEN: Receive Buffer Full Interrupt Enable Bit

Enables interrupt requests to the ITC caused when the received data quantity in the receive data buffer reaches the quantity specified in RBFI.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to read received data using interrupts.

#### D4 TIEN: Transmit Buffer Empty Interrupt Enable Bit

Enables interrupt requests to the ITC caused when transmission data in the transmit data buffer is sent to the shift register (i.e. when data transmission begins).

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set this bit to 1 to write data to the transmit data buffer using interrupts.

#### D[3:2] Reserved

## D1 RBFI: Receive Buffer Full Interrupt Condition Setup Bit

Sets the quantity of data in the receive data buffer to generate a receive buffer full interrupt. 1 (R/W): 2 bytes 0 (R/W): 1 byte (default)

0 (R/W): 1 byte (default)

If receive buffer full interrupts are enabled (RIEN = 1), the UART outputs an interrupt request to the ITC when the quantity of received data specified by RBFI is loaded into the receive data buffer.

If RBFI is 0, an interrupt request is output as soon as one received data is loaded into the receive data buffer (when RDRY/UART\_STx register is set to 1). If RBFI is 1, an interrupt request is output as soon as two received data are loaded into the receive data buffer (when RD2B/UART\_STx register is set to 1).

#### D0 RXEN: UART Enable Bit

Enables data transfer by the UART. 1 (R/W): Enabled

0 (R/W): Disabled (default)

Set RXEN to 1 before starting UART transfers.

Setting RXEN to 0 disables data transfers. The data being transferred cannot be guaranteed if RXEN is set to 0 while data is being sent or received. Before setting RXEN to 0, check the data transfer status with software in consideration of the communication procedure. The data transmit status can be checked using the TRBS flag.

The transfer conditions must be set while RXEN is 0.

Disabling transfers by writing 0 to RXEN also clears transmit data buffer.

## UART Ch.x Expansion Registers (UART\_EXPx)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks
UART Ch.x	0x4105	D7–1	-	reserved		-	-	-	-	0 when being read.
Expansion	0x4125									-
Register	(8 bits)									
(UART_EXPx)		D0	IRMD	IrDA mode select	1	On	0 Off	0	R/W	

#### D[7:1] Reserved

## D0 IRMD: IrDA Mode Select Bit

Switches the IrDA interface function on and off. 1 (R/W): On 0 (R/W): Off (default)

Set IRMD to 1 to use the IrDA interface. When IRMD is set to 0, this module functions as a normal UART, with no IrDA functions.

## UART Ch.x Baud Rate Registers (UART\_BRx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4106	D7–0	BR[7:0]	Baud rate setting	0x0 to 0xff	0x0	R/W	
Baud Rate	0x4126			-				
Register	(8 bits)							
(UART_BRx)								

## D[7:0] BR[7:0]: Baud Rate Setting Bits

Sets the initial counter value of the baud rate generator. (Default: 0x0)

The counter in the baud rate generator repeats counting from the value set in this register to occurrence of counter underflow to generate the transfer (sampling) clock.

Use the following equations to calculate the initial counter value for obtaining the desired transfer rate.

$$bps = \frac{ct\_clk}{\{(BR + 1) \times 16 + FMD\}}$$
$$BR = \left(\frac{ct\_clk}{bps} - FMD - 16\right) \div 16$$

ct\_clk: Count clock frequency (Hz)

BR: BR[7:0] setting (0 to 255)

bps: Transfer rate (bit/s)

FMD: FMD[3:0] (fine mode) setting (0 to 15)

## UART Ch.x Fine Mode Registers (UART\_FMDx)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
UART Ch.x	0x4107	D7–4	-	reserved	_	-	-	0 when being read.
Fine Mode	0x4127	D3–0	FMD[3:0]	Fine mode setup	0x0 to 0xf	0x0	R/W	Set a number of times
Register	(8 bits)			-				to insert delay into a
(UART_FMD <i>x</i> )								16-underflow period.

#### D[7:4] Reserved

## D[3:0] FMD[3:0]: Fine Mode Setup Bits

Corrects the transfer rate error. (Default: 0x0)

FMD[3:0] specifies the delay pattern to be inserted into a 16 underflow period of the baud rate generator output clock. Inserting one delay extends the output clock cycle by one count clock cycle.

FMD[3:0]							Un	derflov	w num	ber						
FMD[3:0]	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
0x0	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
0x1	-	-	-	-	-	-	-	-	-	-	-	_	_	-	-	D
0x2	-	-	-	-	-	-	-	D	-	-	-	-	-	-	-	D
0x3	-	-	-	-	_	-	-	D	-	-	_	D	_	-	-	D
0x4	-	-	-	D	-	-	-	D	-	-	_	D	_	-	-	D
0x5	-	-	-	D	-	-	-	D	-	-	_	D	_	D	-	D
0x6	-	-	-	D	-	D	-	D	-	-	-	D	-	D	-	D
0x7	-	-	-	D	-	D	-	D	-	D	_	D	-	D	-	D
0x8	-	D	-	D	-	D	_	D	-	D	-	D	-	D	-	D
0x9	-	D	-	D	-	D	_	D	-	D	-	D	-	D	D	D
0xa	-	D	-	D	-	D	D	D	-	D	-	D	-	D	D	D
0xb	-	D	-	D	-	D	D	D	-	D	D	D	-	D	D	D
0xc	-	D	D	D	-	D	D	D	-	D	D	D	-	D	D	D
0xd	-	D	D	D	-	D	D	D	-	D	D	D	D	D	D	D
0xe	-	D	D	D	D	D	D	D	-	D	D	D	D	D	D	D
0xf	-	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

Table 15.9.2 Delay Patterns Specified by FMD[3:0]

D: Indicates the insertion of a delay cycle.




Figure 15.9.1 Delay Cycle Insertion in Fine Mode

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
UART Ch.x	0x506c	D7–6	-	reserved	-	_	-	-	0 when being read.
Clock Control	0x506d	D5–4	CLKDIV	Clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
Register	(8 bits)		[1:0]		0x3	1/8	]		source is IOSC or
(UART_CLKx)					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
			[1:0]		0x3	External clock	1		only
					0x2	OSC3*			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	_		-	-	0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	

### UART Ch.x Clock Control Registers (UART\_CLKx)

#### D[7:6] Reserved

#### D[5:4] CLKDIV[1:0]: Clock Division Ratio Select Bits

Selects the division ratio for generating the count clock of the baud rate generator when IOSC or OSC3 is used as the clock source.

Division ratio									
1/8									
1/4									
1/2									
1/1									

Table 15.9.3 IOSC/OSC3 Division Ratio Selection

(Default: 0x0)

#### D[3:2] CLKSRC[1:0]: Clock Source Select Bits

Selects the count clock source for the baud rate generator.

CLKSRC[1:0]	Clock source							
CERSHC[1:0]	S1C17555/955	S1C17565/965						
0x3	Rese	erved						
0x2	Reserved	OSC3						
0x1	OSC1	OSC1						
0x0	IOSC	IOSC						

Table 15.9.4	Clock Source	Selection
10.0.4		0010011011

(Default: 0x0)

#### D1 Reserved

#### D0 CLKEN: Count Clock Enable Bit

Enables or disables the count clock supply to the counter of the baud rate generator.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the counter.

# 16 8-bit SPI (SPI)

# 16.1 SPI Module Overview

The S1C17555/565/955/965 includes an 8-bit, synchronized serial interface module (SPI) with two communication channels.

The following shows the main features of the SPI:

- Supports both master and slave modes. (Multi-slave mode is not supported.)
- Data length: 8 bits fixed
- Supports both MSB first and LSB first modes.
- · Contains one-byte receive data buffer and one-byte transmit data buffer.
- Supports full-duplex communications.
- Data transfer timing (clock phase and polarity variations) is selectable from among 4 types.
- Can generate receive buffer full and transmit buffer empty interrupts.

Figure 16.1.1 shows the SPI module configuration.




Figure 16.1.1 SPI Module Configuration (1 channel)

**Note**: Two channels in the SPI module have the same functions except for control register addresses. For this reason, the description in this chapter applies to all SPI channels. The 'x' in the register name indicates the channel number (0 or 1).

Example: SPI\_CTL*x* register Ch.0: SPI\_CTL0 register

Ch.1: SPI\_CTL1 register

# 16.2 SPI Input/Output Pins

Table 16.2.1 lists the SPI pins.

Table 16.2.1 List of SPI Pins						
Pin name	I/O	Qty	Function			
SDI0 (Ch.0)	I	2	SPI Ch.x data input pin			
SDI1 (Ch.1)			Inputs serial data from SPI bus.			
SDO0 (Ch.0)	0	2	SPI Ch.x data output pin			
SDO1 (Ch.1)			Outputs serial data to SPI bus.			
SPICLK0 (Ch.0)	I/O	2	SPI Ch.x external clock input/output pin			
SPICLK1 (Ch.1)			Outputs SPI clock when SPI is in master mode.			
			Inputs external clock when SPI is used in slave mode.			

Table 10.0.1 List of ODI Dise

Pin name	I/O	Qty	Function
#SPISS0 (Ch.0)	I	2	SPI Ch.x slave select signal (active Low) input pin
#SPISS1 (Ch.1)			SPI (Slave mode) is selected as a slave device by Low input to this pin.

Note: Use an I/O (P) port to output the slave select signal when the SPI module is configured to master mode.

The SPI input/output pins (SDLx, SDOx, SPICLKx, #SPISSx) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as SPI input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.


# 16.3 SPI Clock

The master mode SPI uses the 16-bit timer (T16) Ch.1 output clock or a PCLK/4 clock to generate the SPI clock. This clock is output from the SPICLKx pin to the slave device while also driving the shift register.

Use MCLK/SPI\_CTLx register to select whether the T16 Ch.1 output clock or PCLK/4 clock is used.

Setting MCLK to 1 selects the T16 Ch.1 output clock; setting to 0 selects the PCLK/4 clock.

Using the T16 Ch.1 output clock enables programmable transfer rates. For more information on T16 control, see the "16-bit Timers (T16)" chapter.



In slave mode, the SPI clock is input via the SPICLKx pin.

# 16.4 Data Transfer Condition Settings

The SPI module can be set to master or slave modes. The SPI clock polarity/phase and bit direction (MSB first/LSB first) can also be set via the SPI\_CTLx register. The data length is fixed at 8 bits.

**Note:** Make sure the SPI module is halted (SPEN/SPI\_CTL*x* register = 0) before master/slave mode selection and clock condition settings.

#### Master/slave mode selection

MSSL/SPI\_CTL*x* register is used to set the SPI module to master mode or slave mode. Setting MSSL to 1 sets master mode; setting it to 0 (default) sets slave mode. In master mode, data is transferred using the internal clock. In slave mode, data is transferred by inputting the master device clock.

#### SPI clock polarity and phase settings

The SPI clock polarity is selected by CPOL/SPI\_CTLx register. Setting CPOL to 1 treats the SPI clock as active Low; setting it to 0 (default) treats it as active High. The SPI clock phase is selected by CPHA/SPI\_CTLx register.

As shown below, these control bits set transfer timing.




Figure 16.4.1 Clock and Data Transfer Timing

#### MSB first/LSB first settings

Use MLSB/SPI\_CTL*x* register to select whether the data MSB or LSB is input/output first. MSB first is selected when MLSB is 0 (default); LSB first is selected when MLSB is 1.

## 16.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Select the SPI clock source. (See Section 16.3.)
- (2) Select master mode or slave mode. (See Section 16.4.)
- (3) Set clock conditions. (See Section 16.4.)
- (4) Set the interrupt conditions to use SPI interrupts. (See Section 16.6.)

Note: Make sure the SPI is halted (SPEN/SPI\_CTLx register = 0) before setting the above conditions.

#### **Enabling data transfers**

Set SPEN/SPI\_CTLx register to 1 to enable SPI operations. This enables SPI transfers and clock input/output.

Note: Do not set SPEN to 0 when the SPI module is transferring data.

#### Data transmission control

To start data transmission, write the transmit data to SPTDB[7:0]/SPI\_TXDx register.

The data is written to the transmit data buffer, and the SPI module starts sending data. The buffer data is sent to the transmit shift register. In master mode, the module starts clock output from the SPICLKx pin. In slave mode, the module awaits clock input from the SPICLKx pin. The data in the shift register is shifted in sequence at the clock rising or falling edge, as determined by CPHA/SPI\_CTLx register and CPOL/SPI\_CTLx register (see Figure 16.4.1) and sent from the SDOx pin.


The SPI module includes two status flags for transfer control: SPTBE/SPI\_STx register and SPBSY/SPI\_STx register.

The SPTBE flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the SPI\_TXD*x* register (transmit data buffer) and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 16.6). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by inspecting the SPTBE flag. The transmit data buffer size is 1 byte, but a shift register is provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the SPTBE flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

In master mode, the SPBSY flag indicates the shift register status. This flag switches to 1 when transmit data is loaded from the transmit data buffer to the shift register and reverts to 0 once the data is sent. Read this flag to check whether the SPI module is operating or at standby.

In slave mode, SPBSY flag indicates the SPI slave selection signal (#SPISSx pin) status. The flag is set to 1 when the SPI module is selected as a slave module and is set to 0 when the module is not selected.

**Note**: When the SPI module is used in master mode with CPHA set to 0, the clock may change a minimum of one system clock (PCLK) cycle time from change of the first transmit data bit.



The half SPICLK*x* cycle will be secured from change of data to change of the clock for the second and following transmit data bits and the second and following bytes during continuous transfer.

#### Data reception control

In master mode, write dummy data to SPTDB[7:0]/SPI\_TXDx register. Writing to the SPI\_TXDx register creates the trigger for reception as well as transmission start. Writing actual transmit data enables simultaneous transmission and reception.

This starts the SPI clock output from the SPICLKx pin.

In slave mode, the module waits until the clock is input from the SPICLKx pin. There is no need to write to the SPI\_TXDx register if no transmission is required. The receiving operation is started by the clock input from the master device. If data is transmitted simultaneously, write transmit data to the SPI\_TXDx register before the clock is input.

The data is received in sequence in the shift register at the rising or falling edge of the clock determined by CPHA/SPI\_CTL*x* register and CPOL/SPI\_CTL*x* register. (See Figure 16.4.1.) The received data is loaded into the receive data buffer once the 8 bits of data are received in the shift register.

The received data in the buffer can be read from SPRDB[7:0]/SPI\_RXDx register.

The SPI module includes SPRBF/SPI\_STx register for reception control.

The SPRBF flag indicates the receive data buffer status. This flag is set to 1 when the data received in the shift register is loaded into the receive data buffer, indicating that the received data can be read out. It reverts to 0 when the buffer data is read out from the SPI\_RXD*x* register. An interrupt can be generated as soon as the flag is set to 1 (see Section 16.6). The received data should be read out either by using this interrupt or by inspecting the SPRBF flag to confirm that the receive data buffer contains valid received data. The receive data buffer is 1 byte in size, but a shift register is also provided, enabling received data to be retained in the buffer even while the subsequent data is being received. Note that the receive data buffer should be read out before receiving the subsequent data is complete. If receiving the subsequent data is complete before the receive data buffer contents are read out, the newly received data will overwrite the previous received data in the buffer.

In master mode, the SPBSY flag indicating the shift register status can be used in the same way while transferring data.




Figure 16.5.2 Data Transmission/Receiving Timing Chart (MSB first)

#### **Disabling data transfers**

After a data transfer is completed (both transmission and reception), write 0 to SPEN to disable data transfers. Confirm that the SPTBE flag is 1 and the SPBSY flag is 0 before disabling data transfer. The data being transferred cannot be guaranteed if SPEN is set to 0 while data is being sent or received.

### 16.6 SPI Interrupts

Each channel of the SPI module includes a function for generating the following two different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer full interrupt

The SPI channel outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

#### Transmit buffer empty interrupt

To use this interrupt, set SPTIE/SPI\_CTLx register to 1. If SPTIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the SPI module sets SPTBE/SPI\_STx register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (SPTIE = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPTBE flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a transmit buffer empty. If SPTBE is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

#### **Receive buffer full interrupt**

To use this interrupt, set SPRIE/SPI\_CTLx register to 1. If SPRIE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When data received in the shift register is loaded into the receive data buffer, the SPI module sets SPRBF/SPI\_STx register to 1, indicating that the receive data buffer contains readable received data. If receive buffer full interrupts are enabled (SPRIE = 1), an interrupt request is output to the ITC at the same time.

An interrupt occurs if other interrupt conditions are met. You can inspect the SPRBF flag in the SPI interrupt handler routine to determine whether the SPI interrupt is attributable to a receive buffer full. If SPRBF is 1, the received data can be read from the receive data buffer by the interrupt handler routine.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

# 16.7 Control Register Details

Address		Register name	Function
0x4320	SPI_ST0	SPI Ch.0 Status Register	Indicates transfer and buffer statuses.
0x4322	SPI_TXD0	SPI Ch.0 Transmit Data Register	Transmit data
0x4324	SPI_RXD0	SPI Ch.0 Receive Data Register	Receive data
0x4326	SPI_CTL0	SPI Ch.0 Control Register	Sets the SPI mode and enables data transfer.
0x4380	SPI_ST1	SPI Ch.1 Status Register	Indicates transfer and buffer statuses.
0x4382	SPI_TXD1	SPI Ch.1 Transmit Data Register	Transmit data
0x4384	SPI_RXD1	SPI Ch.1 Receive Data Register	Receive data
0x4386	SPI_CTL1	SPI Ch.1 Control Register	Sets the SPI mode and enables data transfer.

Table 16.7.1 List of SPI Registers

The SPI registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### SPI Ch.x Status Registers (SPI\_STx)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
SPI Ch.x Status	0x4320	D15–3	-	reserved	_		-	-	0 when being read.		
Register	0x4380	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_STx)	(16 bits)			ss signal low flag (slave)	1	ss = L	0	ss = H			
		D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	

#### D[15:3] Reserved

#### D2 SPBSY: Transfer Busy Flag Bit (Master Mode)/ss Signal Low Flag Bit (Slave Mode)

#### Master mode

Indicates the SPI transfer status.

1 (R): Operating

0 (R): Standby (default)

SPBSY is set to 1 when the SPI starts data transfer in master mode and is maintained at 1 while transfer is underway. It is cleared to 0 once the transfer is complete.

#### Slave mode

Indicates the slave selection (#SPISS*x*) signal status.

1 (R): Low level (this SPI is selected)

0 (R): High level (this SPI is not selected) (default)

SPBSY is set to 1 when the master device asserts the #SPISSx signal to select this SPI module (slave device). It is returned to 0 when the master device clears the SPI module selection by negating the #SPISSx signal.

#### D1 SPRBF: Receive Data Buffer Full Flag Bit

Indicates the receive data buffer status.

1 (R): Data full

0 (R): No data (default)

SPRBF is set to 1 when data received in the shift register is sent to the receive data buffer (when receiving is completed), indicating that the data can be read. It reverts to 0 once the buffer data is read from the SPI\_RXDx register.

#### D0 SPTBE: Transmit Data Buffer Empty Flag Bit

Indicates the transmit data buffer status.

1 (R): Empty (default)

0 (R): Data exists

SPTBE is set to 0 when transmit data is written to the SPI\_TXD*x* register (transmit data buffer), and is set to 1 when the data is transferred to the shift register (when transmission starts). Transmission data must be written to the SPI\_TXD*x* register when this bit is 1.

### SPI Ch.*x* Transmit Data Registers (SPI\_TXD*x*)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI Ch.x	0x4322	D15–8	-	reserved	_	-	-	0 when being read.
Transmit Data	0x4382	D7–0	SPTDB[7:0]	SPI transmit data buffer	0x0 to 0xff	0x0	R/W	
Register	(16 bits)			SPTDB7 = MSB				
(SPI_TXDx)	· · · ·			SPTDB0 = LSB				

#### D[15:8] Reserved

#### D[7:0] SPTDB[7:0]: SPI Transmit Data Buffer Bits

Sets transmit data to be written to the transmit data buffer. (Default: 0x0)

In master mode, transmission is started by writing data to this register. In slave mode, the contents of this register are sent to the shift register and transmission begins when the clock is input from the master.

SPTBE/SPI\_ST*x* register is set to 1 (empty) as soon as data written to this register has been transferred to the shift register. A transmit buffer empty interrupt is generated at the same time. The subsequent transmit data can then be written, even while data is being transmitted.

Serial converted data is output from the SDOx pin, with the bit set to 1 as High level and the bit set to 0 as Low level.

**Note**: Make sure that SPEN is set to 1 before writing data to the SPI\_TXD*x* register to start data transmission/reception.

### SPI Ch.x Receive Data Registers (SPI\_RXDx)

			r	· ·			·	
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI Ch.x	0x4324	D15–8	-	reserved	-	-	-	0 when being read.
Receive Data	0x4384	D7–0	SPRDB[7:0]	SPI receive data buffer	0x0 to 0xff	0x0	R	
Register	(16 bits)			SPRDB7 = MSB				
(SPI_RXDx)				SPRDB0 = LSB				

#### D[15:8] Reserved

#### D[7:0] SPRDB[7:0]: SPI Receive Data Buffer Bits

Contains the received data. (Default: 0x0)

SPRBF/SPI\_ST*x* register is set to 1 (data full) as soon as data is received and the shift register data has been transferred to the receive data buffer. A receive buffer full interrupt is generated at the same time. Data can then be read until subsequent data is received. If receiving the subsequent data is completed before the register has been read out, the new received data overwrites the contents.

Serial data input from the SDLx pin is converted to parallel, with the High level bit set to 1 and the Low level bit set to 0. The data is the loaded into this register.

This register is read-only.

### SPI Ch.x Control Registers (SPI\_CTLx)

Register name	Address	Bit	Name	Function	Setting		g	Init.	R/W	Remarks	
SPI Ch.x Con-	0x4326	D15-10	-	reserved		-	-		-	-	0 when being read.
trol Register	0x4386	D9	MCLK	SPI clock source select	1	T16 Ch.1	0	PCLK/4	0	R/W	
(SPI_CTL <i>x</i> )	(16 bits)	D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
		D7–6	-	reserved		_		-	-	0 when being read.	
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	СРНА	Clock phase select	1	Data out	0	Data in	0	R/W	These bits must be
		D2	CPOL	Clock polarity select	1	Active L	0	Active H	0		set before setting
		D1	MSSL	Master/slave mode select	1	Master	0	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

#### 16 8-bit SPI (SPI)

**Note**: Do not access to the SPI\_CTL*x* register while SPBSY/SPI\_ST*x* register is set to 1 or SPRBF/ SPI\_ST*x* register is set to 1 (while data is being transmitted/received).

#### D[15:10] Reserved

D9 MCLK: SPI Clock Source Select Bit Selects the SPI clock source. 1 (R/W): 16-bit timer Ch.1 0 (R/W): PCLK/4 (default)

#### D8 MLSB: LSB/MSB First Mode Select Bit Selects whether data is transferred with MSB first or LSB first. 1 (R/W): LSB first 0 (R/W): MSB first (default)

#### D[7:6] Reserved

#### D5 SPRIE: Receive Data Buffer Full Interrupt Enable Bit

Enables or disables SPI receive data buffer full interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting SPRIE to 1 enables the output of SPI interrupt requests to the ITC due to a receive data buffer full. These interrupt requests are generated when the data received in the shift register is transferred to the receive data buffer (when reception is completed).

SPI interrupts are not generated by receive data buffer full if SPRIE is set to 0.

#### D4 SPTIE: Transmit Data Buffer Empty Interrupt Enable Bit

Enables or disables SPI transmit data buffer empty interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting SPTIE to 1 enables the output of SPI interrupt requests to the ITC due to a transmit data buffer empty. These interrupt requests are generated when the data written to the transmit data buffer is transferred to the shift register (when transmission starts).

SPI interrupts are not generated by transmit data buffer empty if SPTIE is set to 0.


#### D3 CPHA: Clock Phase Select Bit


Selects the SPI clock phase. (Default: 0) Set the data transfer timing together with CPOL. (See Figure 16.7.1.)

#### D2 CPOL: Clock Polarity Select Bit

Selects the SPI clock polarity. 1 (R/W): Active Low 0 (R/W): Active High (default)

Set the data transfer timing together with CPHA. (See Figure 16.7.1.)





#### D1 MSSL: Master/Slave Mode Select Bit

Sets the SPI module to master or slave mode. 1 (R/W): Master mode 0 (R/W): Slave mode (default)

Setting MSSL to 1 selects master mode; setting it to 0 selects slave mode. Master mode performs data transfer with the internal clock. In slave mode, data is transferred by inputting the clock from the master device.

#### D0 SPEN: SPI Enable Bit

Enables or disables SPI module operation. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting SPEN to 1 starts the SPI module operation, enabling data transfer. Setting SPEN to 0 stops the SPI module operation.

Note: The SPEN bit should be set to 0 before setting the CPHA, CPOL, and MSSL bits.


# 17 16-bit SPI (SPI16)

# 17.1 SPI16 Module Overview

The S1C17555/565/955/965 includes a synchronized serial interface module (SPI16) that supports a maximum 16 bits of data length. The following shows the main features of SPI16:

- Supports both master and slave modes. (Multi-slave mode is not supported.)
- Data length: 1 to 16 bits variable
- Fixed at MSB first data transfer.
- Contains two-byte receive data buffer and two-byte transmit data buffer.
- Supports full-duplex communications.
- Data transfer timing (clock phase and polarity variations) is selectable from among 4 types.
- Configurable delay time (wait time) between transfer data within the range from 0 to 65535 clocks.
- Can generate receive buffer full, receive buffer overwrite error, transmit buffer empty, and software control interrupts.

Figure 17.1.1 shows the SPI16 module configuration.



# 17.2 SPI16 Input/Output Pins

Table 17.2.1 lists the SPI16 pins.

Table	17.2.1	List of SPI16 Pins	

Pin name	I/O	Qty	Function
SDI2	1	1	SPI16 data input pin
			Inputs serial data from SPI bus.
SDO2	0	1	SPI16 data output pin
			Outputs serial data to SPI bus.
SPICLK2	I/O	1	SPI16 external clock input/output pin
			Outputs SPI clock when SPI16 is used in master mode.
			Inputs external clock when SPI16 is used in slave mode.
SPISS2	1	1	SPI16 slave select signal input pin
			SPI16 (slave mode) is selected as a slave device by the active level input to this
			pin. The active level (High or Low) can be configured via software.

Note: Use an I/O (P) port to output the slave select signal when the SPI16 module is configured to master mode.

#### 17 16-bit SPI (SPI16)

The SPI16 input/output pins (SDI2, SDO2, SPICLK2, SPISS2) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as SPI16 input/output pins. For detailed information on pin function switching, see the "I/ O Ports (P)" chapter.

# 17.3 SPI16 Clock

In master mode, SPI16 generates the SPI clock (SPICLK2) by dividing PCLK. The division ratio can be specified using MCBR[2:0]/SPI16 CTL1 register. This determines the SPI clock frequency as below.

 $f_{SPICLK2} = \frac{f_{PCLK}}{4 \times 2^{MCBR}}$ – [Hz] fspiclk2: SPI clock frequency [Hz] fPCLK: PCLK frequency [Hz] MCBR: MCBR[2:0] setting value (0-7)

This clock is output from the SPICLK2 pin to the slave device while also driving the shift register. In slave mode, the SPI clock is input via the SPICLK2 pin.

# 17.4 Data Transfer Condition Settings

The SPI16 module can be set to master or slave modes. The SPI16 clock polarity/phase, transfer data bit length, slave select signal input conditions, and wait time between transfers can also be configured.

Note: Make sure the SPI16 module is halted (ENA/SPI16 CTL1 register = 0) before setting these conditions.

#### Master/slave mode selection

MODE/SPI16 CTL1 register is used to set the SPI16 module to master mode or slave mode. Setting MODE to 1 sets master mode; setting it to 0 (default) sets slave mode. In master mode, data is transferred using the internal clock. In slave mode, data is transferred by inputting the master device clock.

#### SPI16 clock polarity and phase settings

The SPI16 clock polarity is selected by CPOL/SPI16\_CTL1 register. Setting CPOL to 1 treats the SPI16 clock as active Low; setting it to 0 (default) treats it as active High.

The SPI16 clock phase is selected by CPHA/SPI16\_CTL1 register.

As shown below, these control bits set the transfer timing.




Figure 17.4.1 Clock and Data Transfer Timing (8-bit data transfer)

#### Transfer data bit length setting

The data bit length per one data transfer can be set to 1 bit (default) to 16 bits using BPT[4:0]/SPI16\_CTL1 register.

Transfer data bit length = BPT[4:0] + 1

#### Slave select signal input condition settings (for slave mode)

When using SPI16 in slave mode, configure the pin input and polarity of the slave select signal.

#### Enable/disable SPISS2 pin input

To input the slave select signal sent from the SPI master to the SPISS2 pin, enable the SPISS2 pin input by writing 1 to SSC/SPI16\_CTL2 register as well as switching the pin function to SPISS2.

SPI16 can be used in slave mode even if external slave select signal input is disabled by setting SSC to 0 (switching the SPISS2 pin function is also unnecessary). In this case, SPI16 can be controlled to selected status via software by using SS/SPI16\_CTL2 register. SPI16 is deselected when SS = 0 (default); it is selected when SS is set to 1.

#### Slave select signal polarity

When inputting the slave select signal to the SPISS2 pin, set the signal polarity using SSP/SPI16\_CTL2 register. The signal is assumed as active low when SSP = 0 (default) or active high when SSP = 1. It is not necessary to set SSP when SS is used to control slave select status.

#### Wait time between transfers (for master mode)

Master mode allows software to configure a wait time (delay time) to be inserted between data transfers. The wait time can be set within the range from 0 to 65535 SPI clock cycles using SPIW[15:0]/SPI16\_WAIT register.

## 17.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure the SPI clock. (See Section 17.3.)
- (2) Configure master/slave mode, clock conditions, slave select signal input conditions, and wait time between transfers. (See Section 17.4.)
- (3) Set the interrupt conditions to use SPI16 interrupts. (See Section 17.6.)
- Note: Make sure the SPI16 is halted (ENA/SPI16\_CTL1 register = 0) before setting the above conditions.

#### **Enabling data transfers**

Set ENA/SPI16\_CTL1 register to 1 to enable SPI16 operations. This enables SPI16 transfers and clock input/ output.

Note: Do not set ENA to 0 when the SPI16 module is transferring data.

When the SPISS2 (external slave select signal) input is not used in slave mode, write 1 to SS/SPI16\_CTL2 register to configure SPI16 as the selected slave device before starting data transfer.

#### Data transmission control

To start data transmission, write the transmit data to SPITXD[15:0]/SPI16\_TXD register.

The data is written to the transmit data buffer, and the SPI16 module starts sending data. The buffer data is sent to the transmit shift register. In master mode, the module starts clock output from the SPICLK2 pin. In slave mode, the module awaits clock input from the SPICLK2 pin. The data in the shift register is shifted in sequence at the clock rising or falling edge, as determined by CPHA/SPI16\_CTL1 register and CPOL/SPI16\_CTL1 register (see Figure 17.4.1) and sent from the SDO2 pin.

The SPI16 module includes two status flags for transfer control: TDEF/SPI16\_STAT register and BSYF/SPI16\_ STAT register.

The TDEF flag indicates the transmit data buffer status. This flag switches to 0 when the application program writes data to the SPI16\_TXD register (transmit data buffer) and reverts to 1 when the buffer data is sent to the transmit shift register. An interrupt can be generated when this flag is set to 1 (see Section 17.6). Subsequent data is sent after confirming that the transmit data buffer is empty either by using this interrupt or by inspecting the TDEF flag. The transmit data buffer and shift register are provided separately to allow data to be written while the previous data is being sent. Always confirm that the transmit data buffer is empty before writing transmit data. Writing data while the TDEF flag is 0 will overwrite earlier transmit data inside the transmit data buffer.

The BSYF flag is a status flag for master mode and indicates the SPI16 transmit/receive operation status. This flag goes 1 while SPI16 is sending data and reverts to 0 once SPI16 is placed into idle status. In slave mode, this flag is undefined.

#### **Data reception control**

In master mode, write dummy data to SPITXD[15:0]/SPI16\_TXD register. Writing to the SPI16\_TXD register creates the trigger for reception as well as transmission start. Writing actual transmit data enables simultaneous transmission and reception.

This starts the SPI16 clock output from the SPICLK2 pin.

In slave mode, the module waits until the clock is input from the SPICLK2 pin. There is no need to write to the SPI16\_TXD register if no transmission is required. The receiving operation is started by the clock input from the master device. If data is transmitted simultaneously, write transmit data to the SPI16\_TXD register before the clock is input.

The data is received in sequence in the shift register at the rising or falling edge of the clock determined by CPHA/SPI16\_CTL1 register and CPOL/SPI16\_CTL1 register. (See Figure 17.4.1.) The received data is loaded into the receive data buffer once data of the bit length configured is received in the shift register.

The received data in the buffer can be read from SPIRXD[15:0]/SPI16\_RXD register.

If some high-order bits of the received data are not required, these bits can be masked and data in which only the required low-order bits are validated can be read. To use the data mask function, select the valid bits for reading using RXMASK[4:0]/SPI16\_MASK register (e.g. low-order 8 bits are read as valid data when RXMASK[4:0] = 0x7, or all 16 bits are read as valid data when RXMASK[4:0] = 0xf), and set RXME/SPI16\_MASK register to 1. The received data in the SPI16\_RXD register is read as the masked high-order bits are all set to 0.

The SPI16 module includes two status flags for reception control: RDFF/SPI16\_STAT register and RDOF/ SPI16\_STAT register.

The RDFF flag indicates the receive data buffer status. This flag is set to 1 when the data received in the shift register is loaded into the receive data buffer, indicating that the received data can be read out. It reverts to 0 when the buffer data is read out from the SPI16\_RXD register (it also reverts to 0 when data transfer operation is disabled by setting ENA/SPI16\_CTL1 register to 0). An interrupt can be generated as soon as the flag is set to 1 (see Section 17.6). The received data should be read out either by using this interrupt or by inspecting the RDFF flag to confirm that the receive data buffer contains valid received data.

The receive data buffer and shift register are provided separately to allow received data to be retained in the buffer even while the subsequent data is being received. Note that the receive data buffer should be read out before receiving the subsequent data is complete. If receiving the subsequent data is complete before the receive data buffer contents are read out (or when RDFF = 1), the newly received data will overwrite the previous received data in the buffer. In this case, the RDOF flag is set to 1 to indicate that a receive buffer overwrite error has occurred (an interrupt can also be generated). The receiving operation continues even if a receive buffer overwrite error has occurred.

In master mode, the BSYF flag indicating data transfer status can be used in the same way while sending data.




Figure 17.5.1 Data Transmission/Receiving Timing Chart (8-bit data transfer)

#### **Disabling data transfers**

After a data transfer is completed (both transmission and reception), write 0 to ENA to disable data transfers. Confirm that the TDEF flag is 1 and the BSYF flag is 0 before disabling data transfer. Furthermore, set SS to 0 when SS is used for the slave select control.

The data being transferred cannot be guaranteed if ENA is set to 0 while data is being sent or received.

# 17.6 SPI16 Interrupts

The SPI16 module includes a function for generating the following four different types of interrupts.

- Transmit buffer empty interrupt
- Receive buffer overwrite interrupt
- Receive buffer full interrupt
- Software control SPI16 interrupt

The SPI16 module outputs one interrupt signal shared by the four above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

To generate these interrupts from the SPI16 module, IRQE/SPI16\_INT register must be set to 1.

#### Transmit buffer empty interrupt

To use this interrupt, set both IRQE and TEIE/SPI16\_INT register to 1. If these bits (one or both) are set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When transmit data written to the transmit data buffer is transferred to the shift register, the SPI16 module sets TDEF/SPI16\_STAT register to 1, indicating that the transmit data buffer is empty. If transmit buffer empty interrupts are enabled (IRQE = TEIE = 1), an interrupt request is sent simultaneously to the ITC.

An interrupt occurs if other interrupt conditions are met. You can inspect the TDEF flag in the SPI16 interrupt handler routine to determine whether the SPI16 interrupt is attributable to a transmit buffer empty. If TDEF is 1, the next transmit data can be written to the transmit data buffer by the interrupt handler routine.

#### Receive buffer overwrite error interrupt

To use this interrupt, set both IRQE and ROIE/SPI16\_INT register to 1. If these bits (one or both) are set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If receiving the subsequent data is complete when RDFF/SPI16\_STAT register = 1 (before the receive data buffer contents are read out), the receive data buffer is overwritten with the newly received data. In this case, the RDOF flag is set to 1 to indicate that a receive buffer overwrite error has occurred. If receive buffer overwrite interrupts are enabled (IRQE = ROIE = 1), an interrupt request is output to the ITC at the same time.

An interrupt occurs if other interrupt conditions are met. You can inspect the RDOF flag in the SPI16 interrupt handler routine to determine whether the SPI16 interrupt is attributable to a receive buffer full. If RDOF is 1, an error processing must be performed by the interrupt handler routine.

#### **Receive buffer full interrupt**

To use this interrupt, set both IRQE and RFIE/SPI16\_INT register to 1. If these bits (one or both) are set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When data received in the shift register is loaded into the receive data buffer, the SPI16 module sets RDFF/ SPI16\_STAT register to 1, indicating that the receive data buffer contains readable received data. If receive buffer full interrupts are enabled (IRQE = RFIE = 1), an interrupt request is output to the ITC at the same time. An interrupt occurs if other interrupt conditions are met. You can inspect the RDFF flag in the SPI16 interrupt handler routine to determine whether the SPI16 interrupt is attributable to a receive buffer full. If RDFF is 1,

### Software control SPI16 interrupt

The SPI16 module allows software to generate an SPI16 interrupt. Writing 1 to MIRQ/SPI16\_INT register while IRQE is set to 1 outputs an interrupt request to the ITC. An interrupt occurs if other interrupt conditions are met.

This interrupt request will not be cleared automatically. Clear the interrupt request by writing 0 to MIRQ in the SPI16 interrupt handler routine.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

the received data can be read from the receive data buffer by the interrupt handler routine.

# 17.7 Control Register Details

			U negisters
Address		Register name	Function
0x6040	SPI16_RXD	SPI16 Receive Data Register	Receive data
0x6044	SPI16_TXD	SPI16 Transmit Data Register	Transmit data
0x6048	SPI16_CTL1	SPI16 Control Register 1	Sets modes and enables data transfer.
0x604c	SPI16_CTL2	SPI16 Control Register 2	Controls slave select input.
0x6050	SPI16_WAIT	SPI16 Wait Register	Sets data transfer wait time.
0x6054	SPI16_STAT	SPI16 Status Register	Indicates transfer and buffer statuses.
0x6058	SPI16 INT	SPI16 Interrupt Control Register	Sets interrupts.

Table 17.7.1 List of SPI16 Registers

The SPI16 registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### SPI16 Receive Data Register (SPI16\_RXD)

SPI16\_RXMK SPI16 Receive Data Mask Register

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI16 Receive Data Register (SPI16_RXD)	<b>0x6040</b> (16 bits)		-	SPI16 receive data SPIRXD0 = LSB	0x0 to 0xffff	0x0	R	

#### D[15:0] SPIRXD[15:0]: SPI16 Receive Data Bits

Data stored in the receive data buffer can be read through these bits. (Default: 0x0)

Note that the high-order bits that exceed the data bit length configured by BPT[4:0]/SPI16\_CTL1 register become 0.

Sets receive data mask

This register is read-only, so data cannot be written to.

### SPI16 Transmit Data Register (SPI16\_TXD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI16 Transmit Data Register (SPI16_TXD)	<b>0x6044</b> (16 bits)		-	SPI16 transmit data SPITXD0 = LSB	0x0 to 0xffff	0x0	R/W	

0x605c

#### D[15:0] SPITXD[15:0]: SPI16 Transmit Data Bits

Data can be written to the transmit data buffer through these bits. (Default: 0x0) In master mode, writing to these bits starts data transfer. Transmit data can be written when TDEF/ SPI16\_STAT register = 1 (empty) regardless of whether data is being output from the SDO2 pin or not. Note that the high-order data bits that exceed the data bit length configured by BPT[4:0]/SPI16\_CTL1 register will not be output from the SDO2 pin.

### SPI16 Control Register 1 (SPI16\_CTL1)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI16 Control	0x6048	D15	-	reserved		-	_		-	-	0 when being read.
Register 1	(16 bits)	D14–10	BPT[4:0]	Data bit length setting		BPT[4:0]	Da	ata bit length	0x0	R/W	
(SPI16_CTL1)						0xf		16 bits			
						:		:			
						0x1		2 bits			
						0x0		1 bit			
		D9	СРНА	Clock phase select	1	Phase 1	0	Phase 0	0	R/W	
		D8	CPOL	Clock polarity select	1	Active low	0	Active high	0	R/W	
		D7	-	reserved		-	_		-	-	0 when being read.
		D6	MCBR[2:0]	Master clock bit rate setting	fs	SPICLK2 = fPCLK	:/(4:	×2 <sup>(MCBR[2:0])</sup>	0x0	R/W	Master mode only
		D3–2	-	reserved		-	_		-	-	0 when being read.
		D1	MODE	Master/slave mode select	1	Master	0	Slave	0	R/W	
		D0	ENA	SPI16 enable	1	Enable	0	Disable	0	R/W	

Note: Do not access to the SPI16\_CTL1 register while BSYF/SPI16\_STAT register is set to 1 or RDFF/ SPI16\_STAT register is set to 1 (while data is being transmitted/received).

#### D15 Reserved

#### D[14:10] BPT[4:0]: Data Bit Length Setting Bit

Sets the data bit length per one data transfer. (Default: 0x0)

Transfer data bit length = BPT[4:0] + 1 = 1 bit (default) to 16 bits

#### D9 CPHA: Clock Phase Select Bit

Selects the SPI clock (SPICLK2) phase.

1 (R/W): Generate a clock pulse in the first half of data cycles

0 (R/W): Generate a clock pulse in the latter half of data cycles (default)

Set the data transfer timing together with CPOL. (See Figure 17.4.1.)

#### D8 CPOL: Clock Polarity Select Bit

Selects the SPI clock (SPICLK2) polarity. 1 (R/W): Active Low 0 (R/W): Active High (default)

Set the data transfer timing together with CPHA. (See Figure 17.4.1.)

#### D7 Reserved

#### D[6:4] MCBR[2:0]: Master Clock Bit Rate Setting Bit

Sets the frequency (bit rate) of the SPI clock (SPICLK2) generated in master mode. (Default: 0x0)

 $f_{SPICLK2} = \frac{f_{PCLK}}{4 \times 2^{MCBR}} [Hz]$ 

fspiclk2: SPI clock frequency [Hz] fpclk: PCLK frequency [Hz] MCBR: MCBR[2:0] setting value (0–7)

This setting is ineffective in slave mode.

#### D[3:2] Reserved

#### D1 MODE: Master/Slave Mode Select Bit

Sets the SPI16 module to master or slave mode. 1 (R/W): Master mode 0 (R/W): Slave mode (default)

#### D0 ENA: SPI16 Enable Bit

Enables or disables SPI16 module operation. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting ENA to 1 starts the SPI16 module operation, enabling data transfer. Setting ENA to 0 stops the SPI16 module operation.

Note: The ENA bit should be set to 0 before setting the BPT[4:0], CPHA, CPOL, MCBR[2:0], and MODE bits.

### SPI16 Control Register 2 (SPI16\_CTL2)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI16 Control	0x604c	D15-11	-	reserved		-	-		-	-	0 when being read.
Register 2	(16 bits)	D10	SS	Slave select control	1	Select	0	Deselect	0	R/W	Slave mode only
(SPI16_CTL2)		D9	SSP	Slave select signal polarity select	1	Active high	0	Active low	0	R/W	
		D8	SSC	Slave select pin enable	1	Enable	0	Disable	0	R/W	
		D7–0	-	reserved		-	-		-	-	0 when being read.

Note: The settings of this register are ineffective in master mode.

#### D[15:11] Reserved

#### D10 SS: Slave Select Control Bit

Controls the slave select status when the SPISS2 pin input is disabled (SSC = 0) in slave mode.

1 (R/W): Selected status

0 (R/W): Deselected status (default)

Set this bit to 1 before starting data transfer when the SPISS2 pin input is disabled in slave mode. This setting is ineffective when the SPISS2 pin input is enabled (SSC = 1).

#### D9 SSP: Slave Select Signal Polarity Select Bit

Selects the polarity of the slave select signal (SPISS2) input from the master device in slave mode. 1 (R/W): Active High

0 (R/W): Active Low (default)

This setting is effective when SSC = 1.

#### D8 SSC: Slave Select Pin Enable Bit

Enables/disables the slave select signal input from the SPISS2 pin in slave mode.

1 (R/W): Enable SPISS2 pin input

0 (R/W): Disable SPISS2 pin input (default)

#### D[7:0] Reserved

### SPI16 Wait Register (SPI16\_WAIT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
SPI16 Wait Register	<b>0x6050</b> (16 bits)	-	SPIW[15:0]	SPI wait cycle control	0 to 65535 (SPI clock cycle)	0x0	R/W	Master mode only
(SPI16_WAIT)	(10 bits)							

Note: The settings of this register are ineffective in slave mode.

#### D[15:0] SPIW[15:0]: SPI Wait Cycle Control Bits

Sets the wait time (delay time) to be inserted between data transfers in master mode as the number of SPI clocks (SPICLK2). (Default: 0x0)

Wait time = 0 (default) to 65535 SPICLK2 cycles

### SPI16 Status Register (SPI16\_STAT)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI16 Status	0x6054	D15–7	-	reserved			_		-	-	0 when being read.
Register	(16 bits)	D6	BSYF	Transfer busy flag	1	Busy	0	Idle	0	R	Master mode only
(SPI16_STAT)		D5	-	reserved			_		-	-	0 when being read.
		D4	TDEF	Transmit buffer empty flag	1	Empty	0	Not empty	1	R	
		D3	RDOF	Receive buffer overwrite error flag	1	Error	0	Normal	0	R	
		D2	RDFF	Receive buffer full flag	1	Full	0	Not full	0	R	
		D1–0	-	reserved			-		-	-	0 when being read.

#### D[15:7] Reserved

#### D2 BSYF: Transfer Busy Flag Bit

Indicates the SPI16 transfer status in master mode.

- 1 (R): Operating
- 0 (R): Standby (default)

In slave mode, this flag is undefined.

#### D5 Reserved

#### D4 TDEF: Transmit Buffer Empty Flag Bit

Indicates the transmit data buffer status.

- 1 (R): Empty (default)
- 0 (R): Data exists

TDEF is cleared to 0 when transmit data is written to the SPI16\_TXD register (transmit data buffer), and is set to 1 when the data is transferred to the shift register (when transmission starts). Transmission data must be written to the SPI16\_TXD register while this bit is 1.

#### D3 RDOF: Receive Buffer Overwrite Error Flag Bit

Indicates that an receive buffer overwrite error has occurred during receiving.

- 1 (R): Error has occurred.
- 0 (R): Error has not occurred. (default)

RDOF is set to 1 if receiving the subsequent data is complete when RDFF = 1 (before the receive data buffer contents are read out) and the receive data buffer is overwritten with the newly received data. It is cleared to 0 once the buffer data is read from the SPI16\_RXD register or ENA/SPI16\_CTL1 register is set to 0 (SPI16 operation disabled).

#### D2 RDFF: Receive Buffer Full Flag Bit

Indicates the receive data buffer status.

- 1 (R): Data full
- 0 (R): No data (default)

RDFF is set to 1 when data received in the shift register is sent to the receive data buffer (when receiving is completed), indicating that the data can be read. It is cleared to 0 once the buffer data is read from the SPI16\_RXD register or ENA/SPI16\_CTL1 register is set to 0 (SPI16 operation disabled).

#### D[1:0] Reserved

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
SPI16 Interrupt	0x6058	D15–5	-	reserved		-	-		-	-	0 when being read.
<b>Control Register</b>	(16 bits)	D4	TEIE	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
(SPI16_INT)		D3	-	Receive buffer overwrite error int. enable	1	Enable	0	Disable	0	R/W	
		D2	RFIE	Receive buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D1	MIRQ	Software interrupt request control	1	Issue	0	Clear	0	R/W	
		D0	IRQE	SPI16 interrupt request enable	1	Enable	0	Disable	0	R/W	

### SPI16 Interrupt Control Register (SPI16\_INT)

#### D[15:5] Reserved

#### D4 TEIE: Transmit Buffer Empty Interrupt Enable Bit

Enables or disables SPI16 transmit buffer empty interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

### D3 ROIE: Receive Buffer Overwrite Error Interrupt Enable Bit

Enables or disables SPI16 receive buffer overwrite error interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

#### D2 RFIE: Receive Buffer Full Interrupt Enable Bit

Enables or disables SPI16 receive buffer full interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

#### D1 MIRQ: Software Interrupt Request Control Bit Manually controls the SPI16 interrupt request output to the ITC. 1 (R/W): Issue interrupt request 0 (R/W): Clear interrupt request (default)

#### D0 IRQE: SPI16 Interrupt Request Enable Bit

Enables or disables the SPI16 interrupt request output to the ITC. 1 (R/W): Enabled 0 (R/W): Disabled (default)

### SPI16 Receive Data Mask Register (SPI16\_MASK)

Register name	Address	Bit	Name	Function	Sett	ing	Init.	R/W	Remarks
SPI16 Receive	0x605c	D15	_	reserved	-	-	-	-	0 when being read.
Data Mask	(16 bits)	D14–10	RXMASK	Receive data bit mask setting	RXMASK[4:0]	Valid bits	0x0	R/W	
Register			[4:0]		0xf	D[15:0]			
(SPI16_MASK)					0xe	D[14:0]			
					:	:			
					0x1	D[1:0]			
					0x0	D0			
		D9–2	-	reserved	-	-	-	-	0 when being read.
		D1	RXME	Receive data mask enable	1 Enable	0 Disable	0	R/W	
		D0	-	reserved	-	-	-	-	0 when being read.

#### D15 Reserved

#### D[14:10] RXMASK[4:0]: Receive Data Bit Mask Setting Bits

Sets the valid bit range of the received data read from the receive data buffer when the receive data mask function is enabled (RXME = 1). (Default: 0x0)

 $\begin{array}{l} \text{RXMASK[4:0] = 0xf} \quad D[15:0] \text{ are valid (no bit mask).} \\ \text{RXMASK[4:0] = 0xe} \quad D[14:0] \text{ are valid (D15 is masked).} \end{array}$ 

•

 $RXMASK[4:0] = 0x1 \quad D[1:0] \text{ are valid } (D[15:2] \text{ are masked}).$  $RXMASK[4:0] = 0x0 \quad D0 \text{ is valid } (D[15:1] \text{ are masked}).$ 

The masked high-order bits are read as 0.

#### D[9:2] Reserved

#### D1 RXME: Receive Data Mask Enable Bit

Enables or disables the receive data mask function (function to mask the unnecessary high-order bits of received data when reading).

1 (R/W): Enabled

0 (R/W): Disabled (default)

#### D0 Reserved

# 18 I<sup>2</sup>C Master (I2CM)

# 18.1 I2CM Module Overview

The S1C17555/565/955/965 includes an I<sup>2</sup>C master (I2CM) module that supports two-wire communications. The I2CM module operates as an I<sup>2</sup>C bus master device and can communicate with I<sup>2</sup>C-compliant slave devices. The following shows the main features of I2CM:

- Operates as an I<sup>2</sup>C bus master device (as single master only).
- Supports standard (100 kbps) and fast (400 kbps) modes.
- Supports 8-bit data length only (MSB first).
- 7-bit addressing mode (10-bit addressing is possible by software control.)
- Includes one-byte receive data buffer and one-byte transmit data buffer.
- · Can generate start, repeated start, and stop conditions.
- Supports half-duplex communications.
- Supports clock stretch function.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty and receive buffer full interrupts.

Figure 18.1.1 shows the I2CM configuration.




Figure 18.1.1 I2CM Module Configuration

# 18.2 I2CM Input/Output Pins

Table 18.2.1 lists the I2CM pins.

Table	18.2.1	List of I2CM	Pins

Pin name	I/O	Qty	Function
SDAM	I/O	1	I2CM data input/output pin (see Note below)
			Inputs serial data from the I <sup>2</sup> C bus. Also outputs serial data to the I <sup>2</sup> C bus.
SCLM	I/O	1	I2CM clock input/output pin (see Note below)
			Inputs SCL line status. Also outputs a serial clock.

The I2CM input/output pins (SDAM, SCLM) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CM input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

#### 18 I<sup>2</sup>C MASTER (I2CM)

Note: The pins go to high impedance status when the port function is switched.

The SCLM and SDAM pins do not output a high level, so these lines should be pulled up to HVDD with an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the HVDD level.




Figure 18.2.1 I<sup>2</sup>C Connection Example

# **18.3 Synchronization Clock**

The I2CM module uses the internal clock (I2CM clock) output by the 16-bit timer (T16) Ch.2 as the synchronization clock. This clock is output from the SCLM pin to the slave device while also driving the shift register. The clock should be programmed to output a signal matching the transfer rate from T16 Ch.2. For more information on T16 control, see the "16-bit Timers (T16)" chapter.

When the I2CM module is used to communicate with a slave device that performs clock stretching, the maximum transfer rate is limited to 50 kbps in standard mode or 200 kbps in fast mode.

The I2CM module does not function as a slave device. The SCLM input pin is used to check the I<sup>2</sup>C bus SCL signal status. It is not used for synchronization clock input.

# 18.4 Settings Before Data Transfer

The I2CM module includes an optional noise filter function that can be selected via the application program.

#### Noise filter function

The I2CM module includes a function for filtering noise from the SDAM and SCLM pin input signals. This function is enabled by setting NSERM/I2CM\_CTL register to 1. Note that using this function requires setting the I2CM clock (T16 Ch.2 output clock) frequency to 1/6 or less of PCLK.

## 18.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure T16 Ch.2 to output the I2CM clock. (See the T16 module chapter.)
- (2) Select the option function. (See Section 18.4.)
- (3) Set the interrupt conditions to use I2CM interrupts. (See Section 18.6.)
- Note: Make sure the I2CM module is halted (I2CMEN/I2CM\_EN register = 0) before changing the above settings.

#### **Enabling data transfers**

Set I2CMEN/I2CM\_EN register to 1 to enable I2CM operations. This enables I2CM transfers and clock input/ output.


Note: Do not set I2CMEN to 0 when the I2CM module is transferring data.

#### Starting Data transfer

To start data transfers, the I<sup>2</sup>C master (this module) must generate a start condition. The slave address is then sent to establish communications.

#### (1) Generating start condition


The start condition applies when the SCL line is maintained at High and the SDA line is pulled down to Low.



The start condition is generated by setting STRT/I2CM\_CTL register to 1. STRT is automatically reset to 0 once the start condition is generated. The I<sup>2</sup>C bus is busy from this point on.

#### (2) Slave address transmission

Once the start condition has been generated, the I<sup>2</sup>C master (this module) sends a bit indicating the slave address and transfer direction for communications. I<sup>2</sup>C slave addresses are either 7-bit or 10-bit. This module uses an 8-bit transfer data register to send the slave address and transfer direction bit, enabling single transfers in 7-bit address mode. In 10-bit mode, data is sent twice or three times under software control. Figure 18.5.2 shows the configuration of the address data.



The transfer direction bit indicates the data transfer direction after the slave address has been sent. This is set to 0 when sending data from the master to the slave and to 1 when receiving data from the slave. To send a slave address, set the address with the transfer direction bit to RTDT[7:0]/I2CM\_DAT register. At the same time, set TXE/I2CM\_DAT register transmitting the address to 1.

After the slave address has been output, data can be sent and received as many times as required. Data must be sent or received according to the transfer direction set together with the slave address.

#### Data transmission control

The procedure for transmitting data is described below. Data transmission is performed by the same procedure as for slave address transmission.

To send byte data, set the transmit data to RTDT[7:0] and set TXE to 1 to transmit 1 byte.

When TXE is set to 1, the I2CM module begins data transmission in sync with the clock. If the previous data is currently being transmitted, data transmission starts after this has been completed. The I2CM module first transfers the data written to the shift register, then starts outputting the clock from the SCLM pin. TXE is reset to 0 at this point and a cause of interrupt occurs, enabling the subsequent transmission data and TXE to be set.

The data bits in the shift register are shifted in sequence at the clock falling edge and output via the SDAM pin with the MSB leading. The I2CM module outputs 9 clocks with each data transmission. In the 9th clock cycle, the I2CM module sets the SDA line into high impedance to receive an ACK or NAK sent from the slave device.

The slave device returns ACK (0) to the master if the data is received. If the data is not received, the SDA line is not pulled down, which the I2CM module interprets to mean a NAK (1) (transmission failed).




Figure 18.5.3 ACK and NAK

The I2CM module includes two status bits for transmission control: TBUSY/I2CM\_CTL register and RTACK/ I2CM\_DAT register.

The TBUSY flag indicates the data transmission status. This flag becomes 1 when transmission starts (including slave address transmission) and reverts to 0 once data transmission ends. Inspect the flag to check whether the I2CM module is currently transmitting or at standby.

The RTACK bit indicates whether or not the slave device returned an ACK for the previous transmission. RT-ACK is 0 if an ACK was returned and 1 if ACK was not returned.

#### Data reception control

The procedure for receiving data is described below. When receiving data, the slave address must be sent with the transfer direction bit set to 1.

To receive data, set RXE/I2CM\_DAT register to 1 for receiving 1 byte. When TXE/I2CM\_DAT register is set to 1 for sending the slave address, RXE can also be set to 1 at the same time. If both TXE and RXE are set to 1, TXE takes priority.

When RXE is set to 1, allowing receiving to start, the I2CM module starts outputting the clock from the SCLM pin with the SDA line at high impedance. The data is shifted into the shift register from the MSB first in sync with the clock.

RXE is reset to 0 when D7 is loaded.

The received data is loaded to RTDT[7:0] once the 8-bit data has been received in the shift register.

The I2CM module includes two status bits for receive control: RBRDY/I2CM\_DAT register and RBUSY/ I2CM\_CTL register.

The RBRDY flag indicates the received data status. This flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the received data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

The RBUSY flag indicates the receiving operation status. This flag is 1 when receiving starts and reverts to 0 when the data is received. Inspect the flag to determine whether the I2CM module is currently receiving or in standby.

The I2CM module outputs 9 clocks with each data reception. In the 9th clock cycle, an ACK or NAK is sent to the slave via the SDAM pin. The bit state sent can be set in RTACK/I2CM\_DAT register. To send ACK, set RT-ACK to 0. To send NAK, set RTACK to 1.

#### End of data transfers (Generating stop condition)

To end data transfers after all data has been transferred, the I<sup>2</sup>C master (this module) must generate a stop condition. The stop condition applies when the SCL line is maintained at High and the SDA line is pulled up from Low to High.




Figure 18.5.4 Stop Condition

The stop condition is generated by setting STP/I2CM\_CTL register to 1.

When STP is set to 1, the I2CM module pulls up the I<sup>2</sup>C bus SDA line from Low to High with the SCL line maintained at High to generates a stop condition. The I<sup>2</sup>C bus subsequently switches to free state.

Before STP can be set to 1, confirm that TBUSY or RBUSY is reset to 0 from 1 (this indicates that the I2CM module has finished data transmit/receive operation) and then make the wait time longer than 1/4 of the I<sup>2</sup>C clock cycle set. When generating a stop condition to the slave device with a clock stretch function, STP must be set to 1 after data transfer (including ACK/NAK transfer) has finished and the time for the slave device to finish clock stretching has elapsed. STP is reset to 0 when the stop condition is generated.

#### Continuing data transfer (Generating Repeated start condition)

To make it possible to continue with a different data transfer after data transfer completion, the I<sup>2</sup>C master (this module) can generate a repeated start condition.




Figure 18.5.5 Repeated Start Condition


The repeated start condition is generated by setting STRT/I2CM\_CTL register to 1 when the I<sup>2</sup>C bus is busy. STRT is automatically reset to 0 once the repeated start condition is generated. Slave address transmission is subsequently possible with the I<sup>2</sup>C bus remaining in the busy state.

#### **Disabling data transfer**


After the stop condition has been generated, write 0 to I2CMEN to disable data transfers. To determine whether the stop condition has been generated, check to see if STP is automatically cleared to 0 after it is set to 1 by polling.

When I2CMEN is set to 0 while the I<sup>2</sup>C bus is in busy status, the SCLM and SDAM output levels and transfer data at that point cannot be guaranteed.

#### **Timing chart**



#### 18 I<sup>2</sup>C MASTER (I2CM)



## 18.6 I2CM Interrupts

The I2CM module includes a function for generating the following two different types of interrupts.

• Transmit buffer empty interrupt

• Receive buffer full interrupt

The I2CM module outputs one interrupt signal shared by the two above interrupt causes to the interrupt controller (ITC).

#### Transmit buffer empty interrupt

To use this interrupt, set TINTE/I2CM\_ICTL register to 1. If TINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If transmit buffer empty interrupts are enabled (TINTE = 1), an interrupt request is output to the ITC as soon as the transmit data set in RTDT[7:0]/I2CM\_DAT register is transferred to the shift register.

An interrupt occurs if other interrupt conditions are satisfied.

#### Checking whether a transmit buffer empty interrupt has occurred or not

A transmit buffer empty interrupt has occurred if TXE/I2CM\_DAT register is read as 0 in the procedure shown below.

- (1) Set TINTE/I2CM\_ICTL register to 1.
- (2) Write data to RTDT[7:0]/I2CM\_DAT register.
- (3) Set TXE/I2CM\_DAT register to 1. (This can be performed simultaneously with Step 2 above.)
- (4) An I2CM interrupt occurs.
- (5) Read TXE/I2CM\_DAT register.

#### Clearing the cause of transmit buffer empty interrupt

Write data to RTDT[7:0]/I2CM\_DAT register.

- Notes: Data will not be sent if TXE/I2CM\_DAT register is set to 0.
  - If RTDT[7:0] contains data received from the I<sup>2</sup>C bus, it will be overwritten.

#### **Receive buffer full interrupt**

To use this interrupt, set RINTE/I2CM\_ICTL register to 1. If RINTE is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

If receive buffer full interrupts are enabled (RINTE = 1), an interrupt request is output to the ITC as soon as the data received in the shift register is loaded to RTDT[7:0].

An interrupt occurs if other interrupt conditions are met.

#### Checking whether a receive buffer full interrupt has occurred or not

A receive buffer full interrupt has occurred if RBRDY/I2CM\_DAT register is read as 1 in the procedure shown below.

- (1) Set RINTE/I2CM\_ICTL register to 1.
- (2) An I2CM interrupt occurs.
- (3) Read RBRDY/I2CM\_DAT register.

#### Clearing the cause of receive buffer full interrupt

Read data from RTDT[7:0]/I2CM\_DAT register.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

## **18.7 Control Register Details**

Address		Register name	Function
0x4340	I2CM_EN	I <sup>2</sup> C Master Enable Register	Enables the I <sup>2</sup> C master module.
0x4342	I2CM_CTL	I <sup>2</sup> C Master Control Register	Controls the I <sup>2</sup> C master operation and indicates transfer status.
0x4344	I2CM_DAT	I <sup>2</sup> C Master Data Register	Transmit/receive data
0x4346	I2CM_ICTL	I <sup>2</sup> C Master Interrupt Control Register	Controls the I <sup>2</sup> C master interrupt.

Table 18.7.1 List of I2CM Registers

The I2CM module registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### I<sup>2</sup>C Master Enable Register (I2CM\_EN)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
I <sup>2</sup> C Master En-	0x4340	D15–1	–	reserved	-	-	-	0 when being read.
able Register	(16 bits)							
(I2CM_EN)		D0	I2CMEN	I <sup>2</sup> C master enable	1 Enable 0 Disable	0	R/W	

#### D[15:1] Reserved

#### D0 I2CMEN: I<sup>2</sup>C Master Enable Bit

Enables or disables I2CM module operation.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting I2CMEN to 1 starts the I2CM module operation, enabling data transfer. Setting I2CMEN to 0 stops the I2CM module operation.

### I<sup>2</sup>C Master Control Register (I2CM\_CTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
I <sup>2</sup> C Master Con-	0x4342	D15-10	-	reserved		-	-		-	-	0 when being read.
trol Register	(16 bits)	D9	RBUSY	Receive busy flag	1	Busy	0	Idle	0	R	
(I2CM_CTL)		D8	TBUSY	Transmit busy flag	1	Busy	0	Idle	0	R	
		D7–5	-	reserved	-			-	-	0 when being read.	
		D4	NSERM	Noise remove on/off	1	On	0	Off	0	R/W	
		D3–2	-	reserved	-			-	-	0 when being read.	
		D1	STP	Stop control	1	Stop	0	Ignored	0	R/W	
		D0	STRT	Start control	1	Start	0	Ignored	0	R/W	

#### D[15:10] Reserved

#### D9 RBUSY: Receive Busy Flag Bit

Indicates the I2CM receiving status.

1 (R): Operating

0 (R): Standby (default)

RBUSY is set to 1 when the I2CM starts data receiving and is maintained at 1 while receiving is underway. It is cleared to 0 once reception is completed.

#### D8 TBUSY: Transmit Busy Flag Bit

Indicates the I2CM transmission status.

1 (R): Operating

0 (R): Standby (default)

TBUSY is set to 1 when the I2CM starts data transmission and is maintained at 1 while transmission is underway. It is cleared to 0 once transmission is completed.

#### D[7:5] Reserved

#### D4 NSERM: Noise Remove On/Off Bit

Turns the noise filter function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CM module includes a function for filtering noise from the SDAM and SCLM pin input signals. This function is enabled by setting NSERM to 1. Note that using this function requires setting the I2CM clock (T16 Ch.2 output clock) frequency to 1/6 or less of PCLK.

#### D[3:2] Reserved

#### D1 STP: Stop Control Bit

Generates the stop condition. 1 (R/W): Stop condition generated 0 (R/W): Ineffective (default) By setting STP to 1, the I2CM module generates the stop condition by pulling up the I<sup>2</sup>C bus SDA line from Low to High with the SCL line maintaining at High. The I<sup>2</sup>C bus subsequently becomes free. Note that the stop condition will be generated only if STP is 1 and TXE/I2CM\_DAT register, RXE/I2CM\_DAT register, RXE/I2CM\_DAT register, and STRT are set to 0 when data transfer is completed (including ACK transfer). STP is automatically reset to 0 if the stop condition is generated.

#### D0 STRT: Start Control Bit

Generates the start condition.

1 (R/W): Start condition generated

0 (R/W): Ineffective (default)

By setting STRT to 1, the I2CM module generates the start condition by pulling down the I<sup>2</sup>C bus SDA line to Low with SCL line maintaining at High.

The repeated start condition can be generated by setting STRT to 1 when the I<sup>2</sup>C bus is busy.

STRT is automatically reset to 0 once the start condition or repeated start condition is generated. The I<sup>2</sup>C bus subsequently becomes busy.

### I<sup>2</sup>C Master Data Register (I2CM\_DAT)

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
I <sup>2</sup> C Master Data	0x4344	D15-12	-	reserved	_			-	-	0 when being read.	
Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	ТХЕ	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data		0x0 te	o 0	xff	0x0	R/W	1
				RTDT7 = MSB							
				RTDT0 = LSB							

#### D[15:12] Reserved

#### D11 RBRDY: Receive Buffer Ready Flag Bit

Indicates the receive buffer status.

1 (R): Receive data exists

0 (R): No receive data (default)

The RBRDY flag becomes 1 when the data received in the shift register is loaded to RTDT[7:0] and reverts to 0 when the receive data is read out from RTDT[7:0]. Interrupts can also be generated once the flag value becomes 1.

#### D10 RXE: Receive Execution Bit

Receives 1 byte of data.

1 (R/W): Data reception start 0 (R/W): Ineffective (default)

Setting RXE to 1 and TXE to 0 starts receiving for 1 byte of data. RXE can be set to 1 for subsequent reception, even if the slave address is being sent or data is being received. RXE is reset to 0 as soon as D7 is loaded to the shift register.

#### D9 TXE: Transmit Execution Bit

Transmits 1 byte of data.

1 (R/W): Data transmission start

0 (R/W): Ineffective (default)

Transmission is started by setting the transmit data to RTDT[7:0] and writing 1 to TXE. TXE can be set to 1 for subsequent transmission, even if the slave address or data is being sent. TXE is reset to 0 as soon as the data set in RTDT[7:0] is transferred to the shift register.

#### D8 RTACK: Receive/Transmit ACK Bit

#### When transmitting data

Indicates the response bit status. 1 (R/W): Error (NAK) 0 (R/W): ACK (default)

RTACK becomes 0 when ACK is returned from the slave after 1 byte of data is sent, indicating that the slave has received the data correctly. If RTACK is 1, the slave device is not operating or the data was not received correctly.

#### When receiving data

Sets the response bit sent to the slave. 1 (R/W): Error (NAK) 0 (R/W): ACK (default)

To return an ACK after data has been received, RTACK should be set to 0 before the I2CM module sends the response bit. To return a NAK, set RTACK to 1.

#### D[7:0] RTDT[7:0]: Receive/Transmit Data Bits

#### When transmitting data

Sets the transmit data. (Default: 0x0)

Data transmission is started by setting TXE to 1. If a slave address or data is currently being transmitted, transmission begins once the previous transmission is completed. Serial converted data is output from the SDAM pin with MSB leading and bits set to 0 as Low level. A cause of transmit buffer empty interrupt is generated as soon as the data written to this register is transferred to the shift register, after which the subsequent transmission data can be written.

#### When receiving data

The received data can be read out. (Default: 0x0)

Data reception is started by setting RXE to 1. If a slave address is currently being transmitted or data is currently being received, the new reception starts once the previous data has been transferred. The RBRDY flag is set and a cause of receive buffer full interrupt generated as soon as reception is completed and the shift register data is transferred to this register. Data can then be read until the subsequent data has been received. If the subsequent data is received before this register is read out, the contents are overwritten by the most recent received data. Serial data input from the SDAM pin with MSB leading is converted to parallel, with the High level bit set to 1 and the Low level bit set to 0, then loaded to this register.

### I<sup>2</sup>C Master Interrupt Control Register (I2CM\_ICTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks	
I <sup>2</sup> C Master	0x4346	D15–2	-	reserved		_		-	-	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1	Enable	0 Disable	0	R/W	
Control Register (I2CM_ICTL)		D0	TINTE	Transmit interrupt enable	1	Enable	0 Disable	0	R/W	

#### D[15:2] Reserved

#### D1 RINTE: Receive Interrupt Enable Bit

Enables or disables I2CM receive buffer full interrupts.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting RINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a receive data buffer full. These interrupt requests are generated when the data received in the shift register is transferred to RTDT[7:0]/I2CM\_DAT register (when reception is completed).

I2CM interrupts are not generated by receive data buffer full if RINTE is set to 0.

#### D0 TINTE: Transmit Interrupt Enable Bit

Enables or disables I2CM transmit buffer empty interrupts. 1 (R/W): Enabled 0 (R/W): Disabled (default)

Setting TINTE to 1 enables the output of I2CM interrupt requests to the ITC due to a transmit buffer empty. These interrupt requests are generated when the data written to RTDT[7:0] is transferred to the shift register.


I2CM interrupts are not generated by transmit buffer empty if TINTE is set to 0.

# 19 I<sup>2</sup>C Slave (I2CS)

# 19.1 I2CS Module Overview

The S1C17555/565/965 includes an I<sup>2</sup>C slave (I2CS) module that supports two-wire communications. The I2CS module operates as an I<sup>2</sup>C bus slave device and can communicate with an I<sup>2</sup>C-compliant master device. The following shows the main features of I2CS:

- Operates as an I<sup>2</sup>C bus slave device.
- Supports standard (100 kbps) and fast (400 kbps) modes.
- Supports 8-bit data length only (MSB first).
- Supports 7-bit addressing mode.
- Includes one-byte receive data buffer and one-byte transmit data buffer.
- Can detect start and stop conditions.
- Supports half-duplex communications.
- Supports clock stretch function.
- Supports forced bus release function.
- Includes a noise filter function to help improve the reliability of data transfers.
- Can generate transmit buffer empty, receive buffer full, and bus status interrupts.



Note: The I2CS module does not support general call address and 10-bit address mode.

# 19.2 I2CS Input/Output Pins

Table 19.2.1 lists the I2CS pins.

Pin name	I/O	Qty	Function
SDAS	I/O	1	I2CS data input/output pin (see Note below) Inputs serial data from the I <sup>2</sup> C bus. Also outputs serial data to the I <sup>2</sup> C bus.
SCLS	I/O	1	I2CS clock input/output pin (see Note below) Inputs SCL line status from the I <sup>2</sup> C bus. Also outputs a low level to put the I <sup>2</sup> C bus into clock stretch status.
#BFR	1	1	I <sup>2</sup> C bus free request input pin A Low pulse input to this pin requests the I2CS to release the I <sup>2</sup> C bus. When the bus free request input has been enabled with software, a Low pulse initializes the communication process of the I2CS module and sets the SDAS and SCLS pins into high impedance.

Table 19.2.1 List of I2CS Pins

The I2CS input/output pins (SDAS, SCLS, #BFR) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as I2CS input/output pins. For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

Note: The pins go to high impedance status when the port function is switched.

The SCLS and SDAS pins do not output a high level, so these lines should be pulled up to HVDD with an external pull-up resistor. Be sure to avoid pulling these pins up to a voltage that exceeds the HVDD level.




Figure 19.2.1 I<sup>2</sup>C Connection Example

# 19.3 Operation Clock

The I2CS module operates with the clock output from the external I<sup>2</sup>C master device by inputting it from the SCLS pin.

The I2CS module also uses the peripheral module clock (PCLK) for its operations. The PCLK frequency must be set eight-times or higher than the SCLS input clock frequency during data transfer. In standby status, use of the asynchronous address detection function allows the application to lower the PCLK clock frequency to reduce current consumption. For more information, see "Asynchronous address detection function" in Section 19.4.3.

# 19.4 Initializing I2CS

### 19.4.1 Reset

The I2CS module must be reset to initialize the communication process and to set the I<sup>2</sup>C bus into free status (high impedance). The following shows two methods for resetting the module:

#### (1) Software reset

The I2CS module can be reset using SOFTRESET/I2CS\_CTL register.

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRESET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0. The I2CS module initializes the I<sup>2</sup>C communication process and put the SDAS and SCLS pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

#### (2) Bus free request with an input from the #BFR pin

The I2CS module can accept bus free requests via the #BFR pin. The bus free request support is disabled by default. To enable this function, set BFREQ\_EN/I2CS\_CTL register to 1.

When this function is enabled, a low pulse (One peripheral module clock (PCLK) cycles or more pulse width is required. Two PCLK clock cycles or more pulse width is recommended.) input to the #BFR pin sets BFREQ/I2CS\_STAT register to 1. This initializes the I<sup>2</sup>C communication process and puts the SDAS and SCLS pins into high-impedance. The control registers will not be initialized as distinct from the software reset described above.

**Note**: When BFREQ is set to 1 (an interrupt can be used for checking this status), perform a software reset and set the registers again.

### 19.4.2 Setting Slave Address

I<sup>2</sup>C devices have a unique slave address to identify each device.

The I2CS module supports 7-bit address (does not support 10-bit address), and the address of this module must be set to SADRS[6:0]/I2CS\_SADRS register.

### 19.4.3 Optional Functions

The I2CS module has a clock stretch, asynchronous address detection, and noise filter optional functions selectable in the application program.

#### **Clock stretch function**

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I<sup>2</sup>C bus SCL line down to low. The I2CS module supports this clock stretch function.

The master device enters a standby state until the wait request is canceled (the SCL line goes high). The clock stretch function in this module is disabled by default. When using the clock stretch function, set CLKSTR\_EN/ I2CS\_CTL register to 1 before starting data communication. Note that the data setup time (after the SDAS pin outputs the MSB of SDATA[7:0]/I2CS\_TRNS register until I2CS turns the SCLS pin pull-down resistor off) while the I2CS module is operating with the clock stretch function enabled varies depending on the I2CS module operating clock (PCLK) frequency.

#### Asynchronous address detection function

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I<sup>2</sup>C slave address sent from the master in this status.

The asynchronous address detection function in this module is disabled by default. When using the asynchronous address detection function, set ASDET\_EN/I2CS\_CTL register to 1.

If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I<sup>2</sup>C master to request for resending the slave address.

Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET\_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I<sup>2</sup>C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

- **Notes:** When the asynchronous address detection function is enabled, the I<sup>2</sup>C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.
  - When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.

#### Noise filter

The I2CS module includes a function to remove noise from the SDAS and SCLS input signals. This function is enabled by setting NF\_EN/I2CS\_CTL register to 1.

### 19.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Initialize the I2CS module. See Section 19.4.
- (2) Set the interrupt conditions to use I2CS interrupt. See Section 19.6.
- **Note**: Make sure that the I2CS module is disabled (I2CSEN/I2CS\_CTL register = 0) before setting the conditions above.

#### 19 I<sup>2</sup>C SLAVE (I2CS)

#### **Enabling data transfers**

First, set I2CSEN/I2CS\_CTL register to 1 to enable I2CS operation. This makes the I2CS in ready-to-transmit/ receive status in which a start condition can be detected.

Note: Do not set the I2CSEN bit to 0 while the I2CS module is transmitting/receiving data.

#### Starting data transfer

To start data transmission/reception, set COM\_MODE/I2CS\_CTL register to 1 to enable data communications. When the slave address for this module that has been sent from the master is received after a start condition is detected, the I2CS module returns an ACK (SDAS = low) and starts operating for data reception or data transmission according to the transfer direction bit that has been received with the slave address.

When COM\_MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).




Figure 19.5.1 Receiving Slave Address and Data Direction Bit

When a start condition is detected, BUSY/I2CS\_ASTAT register is set to 1 to indicate that the I<sup>2</sup>C bus is put into busy status. When the slave address of this module is received, SELECTED/I2CS\_ASTAT register is set to 1 to indicate that this module has been selected as the I<sup>2</sup>C slave device. BUSY is maintained at 1 until a stop condition is detected. SELECTED is maintained at 1 until a stop condition or repeated start condition is detected.

The value of the transfer direction bit is set to R/W/I2CS\_ASTAT register, so use R/W to select the transmit- or receive-handling.

If the slave address of this module is detected when the asynchronous address detection function has been enabled, ASDET/I2CS\_STAT register is set to 1. The I2CS module generates a bus status interrupt and returns NAK to the I<sup>2</sup>C master to request for resending the slave address. Set the PCLK frequency to eight-times or higher than the transfer rate and disable the asynchronous address detection function in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. ASDET can be cleared by writing 1.

#### Data transmission

The following describes a data transmission procedure.

The I2CS module starts data transmission process when both SELECTED and R/W are set to 1. It sets TXEMP/ I2CS\_ASTAT register to 1 to issue a request to the application program to write transmit data. Write transmit data to SDATA[7:0]/I2CS\_TRNS register.

When setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I<sup>2</sup>C clock (SCLS input clock) after TX-EMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF\_CLR is unnecessary. When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS\_TRNS register using TBUF\_CLR/I2CS\_CTL register before this module is selected as the slave device. The I2CS\_TRNS register is cleared by writing 1 to TBUF\_CLR then writing 0 to it.

It is not necessary to clear the I2CS\_TRNS register if the first transmit data is written before TXEMP has been set.

When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

For writing transmit data other than the first time, use an interrupt that can be generated when TXEMP is set to 1. TXEMP is also set to 1 when the transmit data written to SDATA[7:0] is loaded to the sift register during transmission. TXEMP is cleared by writing transmit data to SDATA[7:0].

When the clock stretch function is disabled (default)


When the clock stretch function has been disabled, data must be written to the I2CS\_TRNS register within 7 cycles of the I<sup>2</sup>C clock (SCLS input clock) from TXEMP being set to 1.

If data has not been written in this period, the current register value (previous transmit data) will be sent. In this case, TXUDF/I2CS\_STAT register is set to 1 to indicate that invalid data has been sent. An interrupt can be generated when TXUDF is set to 1, so an error handling should be performed in the interrupt handler routine. TXUDF is cleared by writing 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the SCLS pin to low to generate a clock stretch (wait) status until transmit data is written to the I2CS\_TRNS register.

Transmit data bits are output from the SDAS pin in sync with the SCLS input clock sent from the master. The MSB is output first. After the eight bits has been output, the master sends back an ACK or NAK in the ninth clock cycle.



The ACK bit indicates that the master could receive data. It is also a transmit request bit, therefore, the next transmit data must be written in advance. Receiving an ACK generates a clock stretch status when the clock stretch function has been enabled, so data can be written after an ACK is received.

A NAK will be returned from the master if the master could not receive data or when the master terminates data reception. In this case a clock stretch status is not generated even if the clock stretch function has been enabled. Read DA\_NAK/I2CS\_STAT register to check if an ACK is returned or if a NAK is returned. DA\_NAK is set to 0 when an ACK is returned or set to 1 when a NAK is returned. An interrupt can be generated when DA\_NAK is set to 1, so an error or termination handling can be performed in the interrupt handler routine. DA\_NAK is cleared by writing 1.

The SDA line status during data transmission is input in the module and is compare with the output data. The comparison results are set to DMS/I2CS\_STAT register. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. An interrupt can be generated when DMS is set to 1, so an error handling can be performed in the interrupt handler routine. DMS is cleared by writing 1.

- **Note**: If the I2CS module has sent back a NAK as the response to the address sent by the master when the conditions shown below are all met, the master must wait for 33 μs or more before it can send another slave address (except when the master sends the I2CS slave address again).
  - 1. The transfer rate is set to 320 kbps or higher.
  - 2. The asynchronous address detection function is enabled.
  - The I2CS module is placed into transfer standby state and OSC1 is used as the operating clock (PCLK).

#### Data reception

The following describes a data receive procedure.

The I2CS module starts data receiving process when SELECTED is set to 1 and R/W is set to 0. The received data bits are input from the SDAS pin in sync with the SCLS input clock sent from the master. When the eightbit data (MSB first) is received in the shift register, the received data is loaded to RDATA[7:0]/I2CS\_RECV register.

When the received data is loaded to RDATA[7:0], RXRDY/I2CS\_ASTAT register is set to 1 to issue a request to the application program to read RDATA[7:0]. An interrupt can be generated when RXRDY is set to 1, so the received data should be read in the interrupt handler routine. RXRDY is cleared by reading the received data.

When the clock stretch function is disabled (default)

When the clock stretch function has been disabled, data must be read from the I2CS\_RECV register within 7 cycles of the I<sup>2</sup>C clock (SCLS input clock) from RXRDY being set to 1.

When the clock stretch function is enabled

When the clock stretch function has been enabled, the I2CS module pulls down the SCLS pin to low to generate a clock stretch (wait) status until the received data is read from the I2CS\_RECV register.

If the next data has been received without reading the received data, RDATA[7:0] will be overwritten. In this case, RXOVF/I2CS\_STAT register is set to 1 to indicate that the received data has been overwritten. An interrupt can be generated when RXOVF is set to 1, so an error handling should be performed in the interrupt handler routine. RXOVF is cleared by writing 1.

#### To return NAK during data reception

During data reception (master transmission), the I2CS module sends back an ACK (SDAS = low) every time an 8-bit data has been received (by default setting). The response code can be changed to NAK (SDAS = Hi-Z) by setting NAK\_ANS/I2CS\_CTL register. An ACK will be sent when NAK\_ANS is 0 or a NAK will be sent when NAK\_ANS is set to 1.

NAK\_ANS should be set within 7 cycles of the I<sup>2</sup>C clock (SCLS input clock) after RXRDY has been set to 1 by receiving data just prior to one required for returning NAK.





Figure 19.5.3 NAK\_ANS Setting and NAK Response Timing

#### End of data transfer (detecting stop condition)

Data transfers will be terminated when the master generates a stop condition. The stop condition is a state in which the SDA line is pulled up from Low to High with the SCL line maintained at High.




If a stop condition is detected while the I2CS module is selected as the slave device (SELECTED = 1), the I2CS module sets DA\_STOP/I2CS\_STAT register to 1. At the same time, it sets the SDAS and SCLS pins into high-impedance and initializes the I<sup>2</sup>C communication process to enter standby state that is ready to detect the next start condition. Also SELECTED and BUSY are reset to 0.

An interrupt can be generated when DA\_STOP is set to 1, so a communication terminating process should be performed in the interrupt handler routine. DA\_STOP is cleared by writing 1.


#### **Disabling data transfer**

After data transfer has finished, write 0 to the COM\_MODE/I2CS\_CTL register to disable data transfer. Always make sure that BUSY and SELECTED are 0 before disabling data transfer. To deactivate the I2CS module, set I2CSEN/I2CS\_CTL register to 0.

#### **Timing charts**



Transmit data is set






Figure 19.5.6 I2CS Timing Chart 2 (data transmission  $\rightarrow$  stop condition)

#### 19 I<sup>2</sup>C SLAVE (I2CS)




Figure 19.5.8 I2CS Timing Chart 4 (data reception  $\rightarrow$  stop condition)

Receive data is read

# 19.6 I2CS Interrupts

Receive interrupt

The I2CS module includes a function for generating the following three different types of interrupts.

Transmit interrupt

Interrupt

- Receive interrupt
- Bus status interrupt

The I2CS module outputs one interrupt signal shared by the three above interrupt causes to the interrupt controller (ITC).

#### Transmit interrupt

When the transmit data written to SDATA[7:0]/I2CS\_TRNS register is sent to the shift register, TXEMP/I2CS\_ ASTAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to write the next transmit data to SDATA[7:0].

Set TXEMP\_IEN/I2CS\_ICTL register to 1 when using this interrupt. If TXEMP\_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

#### **Receive interrupt**

When the received data is loaded to RDATA[7:0]/I2CS\_RECV register, RXRDY/I2CS\_ASTAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to read the received data from RDATA[7:0].

Set RXRDY\_IEN/I2CS\_ICTL register to 1 when using this interrupt. If RXRDY\_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

Receive interrupt

Bus status interrupt

#### Bus status interrupt

The I2CS module provides the status bits listed below to represent the transmit/receive and I<sup>2</sup>C bus statuses (see Section 19.5 for details of each function).

- 1. ASDET/I2CS\_STAT register: This bit is set to 1 when the slave address is detected by the asynchronous address detection function.
- 2. TXUDF/I2CS\_STAT register: This bit is set to 1 when a transmit operation has started before transmit data is written. (When the clock stretch function is disabled)
- 3. DA\_NAK/I2CS\_STAT register: This bit is set to 1 when a NAK is returned from the master during transmission.
- DMS/I2CS\_STAT register: This bit is set to 1 when the SDA line status is different from transfer data. DMS will also be set to 1 when another slave device issues ACK to this I<sup>2</sup>C slave address (when ASDET\_EN/I2CS\_CTL register = 0).
  - Note: When the master device of the I<sup>2</sup>C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS\_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode (ASDET\_EN = 1), a DMS does not occur as in the condition above.

- 5. RXOVF/I2CS\_STAT register: This bit is set to 1 when the next data has been received before the received data is read (the received data is overwritten). (When the clock stretch function is disabled)
- 6. BFREQ/I2CS\_STAT register: This bit is set to 1 when a bus free request is accepted.
- 7. DA\_STOP/I2CS\_STAT register: This bit is set to 1 if a stop condition or a repeated start condition is detected while this module is selected as the slave device.

When one of the bits listed above is set to 1, BSTAT/I2CS\_STAT register is set to 1 and an interrupt signal is output to the ITC. An interrupt occurs if other interrupt conditions are satisfied. This interrupt can be used to perform an error or terminate handling.

Set BSTAT\_IEN/I2CS\_ICTL register to 1 when using this interrupt. If BSTAT\_IEN is set to 0 (default), interrupt requests by this cause will not be sent to the ITC.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

# **19.7 Control Register Details**

Address		Register name	Function
0x4360	I2CS_TRNS	I <sup>2</sup> C Slave Transmit Data Register	I <sup>2</sup> C slave transmit data
0x4362	I2CS_RECV	I <sup>2</sup> C Slave Receive Data Register	I <sup>2</sup> C slave receive data
0x4364	I2CS_SADRS	I <sup>2</sup> C Slave Address Setup Register	Sets the I <sup>2</sup> C slave address.
0x4366	I2CS_CTL	I <sup>2</sup> C Slave Control Register	Controls the I <sup>2</sup> C slave module.
0x4368	I2CS_STAT	I <sup>2</sup> C Slave Status Register	Indicates the I <sup>2</sup> C bus status.
0x436a	I2CS_ASTAT	I <sup>2</sup> C Slave Access Status Register	Indicates the I <sup>2</sup> C slave access status.
0x436c	I2CS_ICTL	I <sup>2</sup> C Slave Interrupt Control Register	Controls the I <sup>2</sup> C slave interrupt.

Table 19.7.1 List of I2CS Registers

The I2CS module registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### I<sup>2</sup>C Slave Transmit Data Register (I2CS\_TRNS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4360	D15-8	-	reserved	-	-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SDATA[7:0]	I <sup>2</sup> C slave transmit data	0–0xff	0x0	R/W	
Register (I2CS_TRNS)								

#### D[15:8] Reserved

#### D[7:0] SDATA[7:0]: I<sup>2</sup>C Slave Transmit Data Bits

Sets a transmit data in this register. (Default: 0x0)

The serial-converted data is output from the SDAS pin beginning with the MSB, in which the bits set to 0 are output as Low-level signals. When the data set in this register is sent to the shift register, a transmit interrupt occurs. The next transmit data can be written to the register after that.

If the clock stretch function has been disabled, data must be written to this register within 7 cycles of the  $I^{2}C$  clock (SCLS input clock) after a transmit interrupt has been occurred.

However, when setting the first transmit data after this module has been selected as the slave device, follow the precautions described below.

When the clock stretch function is disabled (default)

Transmit data must be written to SDATA[7:0] within 1 cycle of the I<sup>2</sup>C clock (SCL1 input clock) after TXEMP has been set to 1. This time is not enough for data preparation, so write transmit data before TXEMP has been set to 1. If the previous transmit data is still stored in SDATA[7:0], it is overwritten with the new data to be transferred. Therefore, the clear operation (see below) using TBUF\_CLR is unnecessary.

When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

When the clock stretch function is enabled

The master device is placed into wait status by the clock stretch function, so transmit data can be written after TXEMP is set. However, if the previous transmit data is still stored in SDATA[7:0], it will be sent immediately after TXEMP has been set. In order to avoid this problem, clear the I2CS\_TRNS register using TBUF\_CLR/I2CS\_CTL register before this module is selected as the slave device. The I2CS\_TRNS register is cleared by writing 1 to TBUF\_CLR then writing 0 to it.

It is not necessary to clear the I2CS\_TRNS register if the first transmit data is written before TX-EMP has been set.

When the asynchronous address detection function is used, the data written before ASDET\_EN is reset to 0 becomes invalid. Therefore, transmission data must be written after TXEMP has been set to 1.

### I<sup>2</sup>C Slave Receive Data Register (I2CS\_RECV)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4362	D15-8	-	reserved	_	-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I <sup>2</sup> C slave receive data	0–0xff	0x0	R	
Register								
(I2CS_RECV)								

#### D[15:8] Reserved

#### D[7:0] RDATA[7:0]: I<sup>2</sup>C Slave Receive Data Bits

The received data can be read from this register. (Default: 0x0)

The serial data input from the SDA1 pin beginning with the MSB is converted into parallel data, with the high-level signals changed to 1 and the low-level signals changed to 0. The resulting data is stored in this register.

When a receive operation is completed and the data received in the shift register is loaded to this register, RXRDY/I2CS\_ASTAT register is set and a receive interrupt occurs. Thereafter, the data can be read out.

When the clock stretch function has been disabled, data must be read from this register within 7 cycles of the  $I^2C$  clock (SCL1 input clock) after RXRDY is set to 1. If the next data has been received without reading the received data, this register will be overwritten with the newly received data.

## I<sup>2</sup>C Slave Address Setup Register (I2CS\_SADRS)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4364	D15–7	-	reserved		-	-	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I <sup>2</sup> C slave address	0–0x7f	0x0	R/W	
Register								
(I2CS_SADRS)								

#### D[15:7] Reserved

#### D[6:0] SADRS[6:0]: I2CS Address Bits

Sets the slave address of the I2CS module to this register. (Default: 0x0)

### I<sup>2</sup>C Slave Control Register (I2CS\_CTL)

Register name	Address	Bit	Name	Function		Setting		9	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4366	D15–9	-	reserved		-	-		-	-	0 when being read.
<b>Control Register</b>	(16 bits)	D8	TBUF_CLR	I2CS_TRNS register clear	1	Clear state	0	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I <sup>2</sup> C slave enable	1	Enable	0	Disable	0	R/W	
		D6	SOFTRESET	Software reset	1	Reset	0	Cancel	0	R/W	
		D5	NAK_ANS	NAK answer	1	NAK	0	ACK	0	R/W	
		D4	BFREQ_EN	Bus free request enable	1	Enable	0	Disable	0	R/W	
		D3	CLKSTR_EN	Clock stretch On/Off	1	On	0	Off	0	R/W	
		D2	NF_EN	Noise filter On/Off	1	On	0	Off	0	R/W	
		D1	ASDET_EN	Async.address detection On/Off	1	On	0	Off	0	R/W	
		D0	COM_MODE	I <sup>2</sup> C slave communication mode	1	Active	0	Standby	0	R/W	

#### D[15:9] Reserved

#### D8 TBUF\_CLR: I2CS\_TRNS Register Clear Bit

Clears the I2CS\_TRNS register.

1 (R/W): Clear state

0 (R/W): Normal state (clear state cancellation) (default)

When TBUF\_CLR is set to 1, the I2CS\_TRNS register enters clear state. After that writing 0 to TBUF\_ CLR returns the I2CS\_TRNS register to normal state. It is not necessary to insert a waiting time between writing 1 and 0.

If a new transmission is started when the I2CS\_TRNS register still stores data for the previous transmission that has already finished, the data will be sent when TXEMP/I2CS\_ASTAT register is set. In order to avoid this problem, clear the I2CS\_TRNS register using TBUF\_CLR before starting transmission (before slave selection). The clear operation is not required if transmit data is written to the I2CS\_ TRNS register before TXEMP is set to 1.

Data can be written to the I2CS\_TRNS register even if it is placed into clear state (TBUF\_CLR = 1). However, this writing does not reset TXEMP to 0. Note that TXEMP is not reset to 0 when TBUF\_CLR is set back to 0. Therefore, data must be written to the I2CS\_TRNS register when TBUF\_CLR = 0.

#### D7 I2CSEN: I<sup>2</sup>C Slave Enable Bit

Enables or disables operations of the I2CS module. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When I2CSEN is set to 1, the I2CS module is activated and data transfer is enabled. When I2CSEN is set to 0, the I2CS module goes off.

#### D6 SOFTRESET: Software Reset Bit

Resets the I2CS module. 1 (R/W): Reset

0 (R/W): Cancel reset state (default)

To reset the I2CS module, write 1 to SOFTRESET to place the I2CS module into reset status, then write 0 to SOFTRESET to release it from reset status. It is not necessary to insert a waiting time between writing 1 and 0. The I2CS module initializes the I<sup>2</sup>C communication process and put the SDAS and SCLS pins into high-impedance to be ready to detect a start condition. Furthermore, the I2CS control bits except for SOFTRESET are initialized. Perform the software reset in the initial setting process before staring communication.

#### D5 NAK\_ANS: NAK Answer Bit

Specifies the acknowledge bit to be sent after data reception. 1 (R/W): NAK 0 (R/W): ACK (default)

When an eight-bit data is received, the I2CS module sends back an ACK (SDAS = low) or a NAK (SDAS = Hi-Z). Either ACK or NAK should be specified using NAK\_ANS within 7 cycles of the I<sup>2</sup>C clock (SCLS input clock) after RXRDY has been set to 1 by receiving the previous data.

#### D4 BFREQ\_EN: Bus Free Request Enable Bit

Enables or disables I<sup>2</sup>C bus free requests by inputting a low pulse to the #BFR pin. 1 (R/W): Enabled 0 (R/W): Disabled (default)

To accept I<sup>2</sup>C bus free requests, set BFREQ\_EN to 1. When a bus free request is accepted, BFREQ/ I2CS\_STAT register is set to 1. This initializes the I<sup>2</sup>C communication process and puts the SDAS and SCLS pins into high-impedance. The control registers will not be initialized in this process. When BFREQ\_EN is set to 0, low pulse inputs to the #BFR pin are ignored and BFREQ is not set to 1.

#### D3 CLKSTR\_EN: Clock Stretch On/Off Bit

Turns the clock stretch function on or off. 1 (R/W): On 0 (R/W): Off (default)

After data and ACK are transmitted or received, the slave device may issue a wait request to the master device until it is ready to transmit/receive by pulling the I<sup>2</sup>C bus SCL line down to Low. The I2CS module supports this clock stretch function. The master device enters a standby state until the wait request is canceled (the SCL line goes high). When using the clock stretch function, set CLKSTR\_EN to 1 before starting data communication.

#### D2 NF\_EN: Noise Filter On/Off Bit

Turns the noise filter on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module contains a function to remove noise from the SDAS and SCLS input signals. This function is enabled by setting NF\_EN to 1.

#### D1 ASDET\_EN: Async. Address Detection On/Off Bit

Turns the asynchronous address detection function on or off. 1 (R/W): On 0 (R/W): Off (default)

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer.

The asynchronous address detection function is provided to detect the I<sup>2</sup>C slave address sent from the master in this status. This function is enabled by setting ASDET\_EN to 1. If the slave address sent from the master has matched with one that has been set in this I2CS module when the asynchronous address detection function has been enabled, the I2CS module generates a bus status interrupt and returns NAK to the I<sup>2</sup>C master to request for resending the slave address. Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET\_EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After the master generates a stop condition to put the I<sup>2</sup>C bus into free status, the asynchronous address detection function can be enabled again to lower the operating speed.

**Notes:** • When the asynchronous address detection function is enabled, the I<sup>2</sup>C bus signals are input without passing through the noise filter. Therefore, the slave address may not be detected in a high-noise environment.

 When the asynchronous address detection function is enabled, data transfer cannot be performed even if the PCLK frequency is eight-times or higher than the transfer rate. Be sure to disable the asynchronous address detection function during normal operation.

#### **D0** COM MODE: I<sup>2</sup>C Slave Communication Mode Bit

Enables or disables data communication.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Set COM MODE to 1 to enable data communication after setting I2CSEN to 1 to enable I2CS operation. When COM MODE is 0 (default), the I2CS module does not send back a response if the master has sent the slave address of this module (it is regarded as that the I2CS module has returned a NAK to the master).

				. (							
Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4368	D15–8	-	reserved	Γ	-	-		-	-	0 when being read.
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved		-	-		-	-	0 when being read.
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow							
		D4	BFREQ	Bus free request	1	Occurred	0	Not occurred	0	R/W	
		D3	DMS	Output data mismatch	1	Error	0	Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	0	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status	1	NAK	0	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	

#### I<sup>2</sup>C Slave Status Register (I2CS\_STAT)

#### D[15:8] Reserved

#### D7 **BSTAT: Bus Status Transition Bit**

Indicates transition of the bus status.

1 (R): Changed

0(R): Unchanged (default)

When one of the TXUDF/RXOVF, BFREO, DMS, ASDET, DA NAK, and DA STOP bits is set to 1, BSTAT is also set to 1 and an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT IEN/I2CS ICTL register. This interrupt can be used to perform an error or terminate handling. BSTAT will be reset to 0 when the TXUDF/RXOVF, BFREQ, DMS, ASDET, DA\_NAK, and DA\_ STOP bits are all reset to 0.

#### D6 Reserved

#### D5 TXUDF: Transmit Data Underflow Bit (for transmission) **RXOVF: Receive Data Overflow Bit (for reception)**

Indicates the transmit/receive data register status.

1 (R/W): Data underflow/overflow has been occurred

0 (R/W): Data underflow/overflow has not been occurred (default)

This bit is effective during transmission/reception when the clock stretch function is disabled. If a data transmission begins before transmit data is written to the I2CS\_TRNS register, it is regarded as a transmit data underflow and TXUDF is set to 1. If the next data reception has completed before the received data is read from the I2CS\_RECV register and the I2CS\_RECV register value is overwritten with the newly received data, it is regarded as a data overflow and RXOVF is set to 1.

At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/ I2CS ICTL register. This interrupt can be used to perform an error handling.

After TXUDF/RXOVF is set to 1, it is reset to 0 by writing 1.

#### D4 **BFREQ: Bus Free Request Bit**

Indicates the I<sup>2</sup>C bus free request input status.

- 1 (R/W): Request has been issued
- 0 (R/W): Request has not been issued (default)

If BFREQ\_EN/I2CS\_CTL register has been set to 1 (bus free request enabled), a low pulse longer than five peripheral module clock (PCLK) cycles input to the #BFR pin sets BFREQ to 1 and the bus free request is accepted. When a bus free request is accepted, the I2CS module initializes the I<sup>2</sup>C communication process and puts the SDAS and SCLS pins into high-impedance. The control registers will not be initialized in this process. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform an error handling. After BFREQ is set to 1, it is reset to 0 by writing 1.

If BFREQ\_EN is set to 0, low pulse inputs to the #BFR pin are ignored and BFREQ is not set to 1.

#### D3 DMS: Output Data Mismatch Bit

Represents the results of comparison between output data and SDA line status.

1 (R/W): Error has been occurred

0 (R/W): Error has not been occurred (default)

The I<sup>2</sup>C bus SDA line status during data transmission is input in the module and is compared with the output data. The comparison results are set to DMS. DMS is set to 0 when data is output correctly. If the SDA line status is different from the output data, DMS is set to 1. This may be caused by a low pull-up resistor value or another device that is controlling the SDA line. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform an error handling. After DMS is set to 1, it is reset to 0 by writing 1.

Note: When the master device of the I<sup>2</sup>C bus, which has multiple slave devices connected including this IC, starts communication with another slave device, the I2CS module of this IC issues NAK in response to the sent slave address. On the other hand, the selected slave device issues ACK. Therefore, DMS may be set due to a difference between the output value of this IC and the SDA line status. When SELECTED/I2CS\_ASTAT register is set to 0, you can ignore DMS without a problem even if it is set to 1 as there is a difference in the response code (ACK/ NAK) from the selected slave device.

When the I2CS module is placed into asynchronous address detection mode (ASDET\_EN = 1), a DMS does not occur as in the condition above.

#### D2 ASDET: Async. Address Detection Status Bit

Indicates the asynchronous address detection status. 1 (R/W): Detected

0 (R/W): Not detected (default)

The I2CS module operation clock (PCLK) frequency must be set eight-times or higher than the transfer rate during data transfer. However, the PCLK frequency can be lowered to reduce current consumption if no other processing is required during standby for data transfer. The asynchronous address detection function is provided to detect the I<sup>2</sup>C slave address sent from the master in this status. ASDET is set to 1 if the slave address of the I2CS module is detected when the asynchronous address detection function has been enabled by setting ASDET\_EN/I2CS\_CTL register.

The I2CS module returns a NAK to the I<sup>2</sup>C master to request for resending the slave address. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ ICTL register. Set the PCLK frequency to eight-times or higher than the transfer rate and reset ASDET\_ EN to 0 in the interrupt handler routine. Data transfer will be able to resume normally after the master retries transmission. After ASDET is set to 1, it is reset to 0 by writing 1.

#### D1 DA\_NAK: NAK Receive Status Bit

Indicates the acknowledge bit returned from the master.

1 (R/W): NAK

0 (R/W): ACK (default)

DA\_NAK is set to 0 when an ACK is returned from the master after an eight-bit data has been sent. This indicates that the master could receive data. If DA\_NAK is 1, it indicates that the master could not receive data or the master terminates data reception. At the same time DA\_NAK is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform an error handling. After DA\_NAK is set to 1, it is reset to 0 by writing 1.

#### D0 DA\_STOP: Stop Condition Detect Bit

Indicates that a stop condition or a repeated start condition is detected.

1 (R/W): Detected

0 (R/W): Not detected (default)

If a stop condition or a repeated start condition is detected while the I2CS module is selected as the slave device (SELECTED/I2CS\_ASTAT register = 1), the I2CS module sets DA\_STOP to 1. At the same time, it initializes the I<sup>2</sup>C communication process.

When DA\_STOP is set to 1, an interrupt signal is output to the ITC if the interrupt is enabled with BSTAT\_IEN/I2CS\_ICTL register. This interrupt can be used to perform a terminate handling. After DA\_STOP is set to 1, it is reset to 0 by writing 1.

## I<sup>2</sup>C Slave Access Status Register (I2CS\_ASTAT)

Register name	Address	Bit	Name	Function	Setting			9	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x436a	D15–5	-	reserved	_			-	-	0 when being read.	
Access Status	(16 bits)	D4	RXRDY	Receive data ready	1	Ready	0	Not ready	0	R	
Register		D3	TXEMP	Transmit data empty	1	Empty	0	Not empty	0	R	
(I2CS_ASTAT)		D2	BUSY	I <sup>2</sup> C bus status	1	Busy	0	Free	0	R	
		D1	SELECTED	I <sup>2</sup> C slave select status	1	Selected	0	Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	

#### D[15:5] Reserved

#### D4 RXRDY: Receive Data Ready Bit

Indicates that the received data is ready to read.

- 1 (R): Received data ready
- 0 (R): No received data (default)

When the received data is loaded to the I2CS\_RECV register, RXRDY is set to 1. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with RXRDY\_IEN/I2CS\_ICTL register. This interrupt can be used to read the received data from the I2CS\_RECV register.

After RXRDY is set to 1, it is reset to 0 when the I2CS\_RECV register is read.

#### D3 TXEMP: Transmit Data Empty Bit

Indicates that transmit data can be written.

- 1 (R): Transmit data empty (data can be written)
- 0 (R): Transmit data still stored (data cannot be written) (default)

When the transmit data written to the I2CS\_TRNS register is sent, TXEMP is set to 1. At the same time, an interrupt signal is output to the ITC if the interrupt is enabled with TXEMP\_IEN/I2CS\_ICTL register. This interrupt can be used to write the next transmit data to the I2CS\_TRNS register. After TXEMP is set to 1, it is reset to 0 when data is written to the I2CS\_TRNS register.

#### D2 BUSY: I<sup>2</sup>C Bus Status Bit

Indicates the I<sup>2</sup>C bus status.

- 1 (R): Bus busy status
- 0 (R): Bus free status (default)

When the I2CS module detects a start condition or detects that the SCLS or SDAS signal goes low, BUSY is set to 1 to indicate that the I<sup>2</sup>C bus enters busy status. The slave select status whether this module is selected as the slave device or not does not affect the BUSY status. After BUSY is set to 1, it is reset to 0 when a STOP condition is detected.

#### D1 SELECTED: I<sup>2</sup>C Slave Select Status Bit

Indicates that this module is selected as the I<sup>2</sup>C slave device.

- 1 (R): Selected
- 0 (R): Not selected (default)

When the slave address that is set in this module is received, SELECTED is set to 1 to indicate that this module is selected as the I<sup>2</sup>C slave device. After SELECTED is set to 1, it is reset to 0 when a stop condition or a repeated start condition is detected.

#### D0 R/W: Read/Write Direction Bit

Represents the transfer direction bit value.

- 1 (R): Output (master read operation)
- 0 (R): Input (master write operation) (default)

The transfer direction bit value that has been received with the slave address is set to R/W. Use R/W to select the transmit- or receive-handling.

### I<sup>2</sup>C Slave Interrupt Control Register (I2CS\_ICTL)

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks		
I <sup>2</sup> C Slave	0x436c	D15–3	-	reserved		-	-		-	-	0 when being read.
Interrupt Control	(16 bits)	D2	BSTAT_IEN	Bus status interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D1	RXRDY_IEN	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	

#### D[15:3] Reserved

#### D2 BSTAT\_IEN: Bus Status Interrupt Enable Bit

Enables or disables the bus status interrupt.

1 (R/W): Enabled

0 (R/W): Disabled (default)

When BSTAT\_IEN is set to 1, I<sup>2</sup>C bus status interrupt requests to the ITC are enabled. A bus status interrupt request occurs when BSTAT/I2CS\_STAT register is set to 1. (See description of BSTAT.) When BSTAT\_IEN is set to 0, a bus status interrupt will not be generated.

#### D1 RXRDY\_IEN: Receive Interrupt Enable Bit

Enables or disables the I2CS receive interrupt. 1 (R/W): Enabled

0 (R/W): Disabled (default)

When RXRDY\_IEN is set to 1, I2CS receive interrupt requests to the ITC are enabled. A receive interrupt request occurs when the data received in the shift register is loaded to the I2CS\_RECV register (receive operation completed). When RXRDY\_IEN is set to 0, a receive interrupt will not be generated.

#### D0 TXEMP\_IEN: Transmit Interrupt Enable Bit

Enables or disables the I2CS transmit interrupt. 1 (R/W): Enabled 0 (R/W): Disabled (default)

When TXEMP\_IEN is set to 1, I2CS transmit interrupt requests to the ITC are enabled. A transmit interrupt request occurs when the data written to the I2CS\_TRNS register is transferred to the shift register. When TXEMP\_IEN is set to 0, a transmit interrupt will not be generated.

# 20 IR Remote Controller (REMC) [S1C17565/965]

Note: The IR remote controller (REMC) is unavailable in the S1C17555/955.


# 20.1 REMC Module Overview

The S1C17565/965 includes an IR remote controller (REMC) module for transmitting/receiving infrared remote control communication signals.

The following shows the features of the REMC module:

- Supports input and output infrared remote control communication signals.
- Includes a carrier generator for generating a carrier signal.
- Includes an 8-bit down-counter for counting the transfer data length.
- Includes a modulator for generating transmission data of the specified carrier length.
- Includes an edge detector for detecting input signal rising and falling edges.
- Can generate counter underflow interrupts indicating that the specified data length has been sent and input rising/ falling edge detection interrupts for data receive processing.

Figure 20.1.1 shows the configuration of the REMC module.



# 20.2 REMC Input/Output Pins

Table 20.2.1 lists the REMC input/output pins.

Table 20.2.1 List of REMC Pins

Pin name	I/O	Qty	Function
REMI	I	1	Remote control receive data input pin
			Inputs receive data.
REMO	0	1	Remote control transmit data output pin
			Outputs modulated remote control transmit data.

The REMC input/output pins (REMI, REMO) are shared with I/O ports and are initially set as general purpose I/O port pins. The pin functions must be switched using the port function select bits to use the general purpose I/O port pins as REMC input/output pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 20.3 Carrier Generation

The REMC module includes a carrier generator that generates a carrier signal for transmission in accordance with the clock set by software and carrier H and L section lengths.

The carrier generation clock is generated by dividing PCLK into 1/1 to 1/16K. The division ratio can be selected from the 15 types shown below using CGCLK[3:0]/REMC\_CFG register.

Division ratio	CGCLK[3:0]	Division ratio	CGCLK[3:0]
1/128	0x7	Reserved	0xf
1/64	0x6	1/16384	0xe
1/32	0x5	1/8192	0xd
1/16	0x4	1/4096	0xc
1/8	0x3	1/2048	0xb
1/4	0x2	1/1024	0xa
1/2	0x1	1/512	0x9
1/1	0x0	1/256	0x8

Table 20.3.1	<b>Carrier Generation</b>	Clock (	PCI K Division	Ratio)	Selection
10010 20.0.1	ounter acheration			i lalloj	OCICCION

(Default: 0x0)

- **Notes:** The clock generator (CLG) must be configured to supply PCLK to the peripheral modules before running the REMC.
  - Make sure the REMC is halted before setting the clock.

For detailed information on the CLG control, see the "Clock Generator (CLG)" chapter.

The carrier H and L section lengths are set by REMCH[5:0]/REMC\_CAR register and REMCL[5:0]/REMC\_CAR register, respectively. Set a value corresponding to the number of clock (selected as above) cycles + 1 to these registers.


The carrier H and L section lengths can be calculated as follows:

Carrier H section length = 
$$\frac{\text{REMCH} + 1}{\text{cg_clk}}$$
 [s]  
Carrier L section length =  $\frac{\text{REMCL} + 1}{\text{cg_clk}}$  [s]

REMCH: Carrier H section length data value REMCL: Carrier L section length data value cg\_clk: Carrier generation clock frequency

The carrier signal is generated from these settings as shown in Figure 20.3.1.

Example: CGCLK[3:0] = 0x2 (PCLK/4), REMCH[5:0] = 2, REMCL[5:0] = 1



# 20.4 Data Length Counter Clock Settings

The data length counter is an 8-bit counter for setting data lengths when transmitting data.

When a value corresponding to the data pulse width is written during data transmission, the data length counter begins counting down from that value and stops after generating an underflow interrupt cause when the counter reaches 0. The subsequent transmit data is set using this interrupt.

This counter is also used for data receiving, enabling measurement of the received data length. Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between data pulse edges by setting the data length counter to 0xff using the interrupt when the input changes and by reading out the count value when a subsequent interrupt occurs due to input changes.

This data length counter clock also uses a divided PCLK clock and can select one of 15 different types. The division ratio to generate the data length counter clock is selected by LCCLK[3:0]/REMC\_CFG register provided separately to the carrier generation clock select bits.

LCCLK[3:0]	Division ratio	LCCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 20.4.1 Data Length Counter Clock (PCLK Division Ratio) Selection

(Default: 0x0)


The data length counter can count up to 256. The count clock should be selected to ensure that the data length fits within this range.

# 20.5 Data Transfer Control

Make the following settings before starting data transfers.

- (1) Configure the carrier signal. (See Section 20.3.)
- (2) Select the data length counter clock. (See Section 20.4.)
- (3) Set the interrupt conditions. (See Section 20.6.)
- **Note**: Make sure the REMC module is halted (REMEN/REMC\_CFG register = 0) before changing the above settings.

#### Data transmission control



(1) Data transmit mode setting

Set REMC to transmit mode by writing 0 to REMMD/REMC\_CFG register.

#### 20 IR REMOTE CONTROLLER (REMC) [S1C17565/965]

#### (2) Enabling data transmission

Enable REMC operation by setting REMEN/REMC\_CFG register to 1. This initiates REMC transmission.

Set REMDT/REMC\_LCNT register to 0 and REMLEN[7:0]/REMC\_LCNT register to 0x0 before setting REMEN to 1 to prevent unnecessary data transmission.

#### (3) Transmission data setting

Set the data to be transmitted (High or Low) to REMDT/REMC\_LCNT register.

Setting REMDT to 1 outputs High; setting it to 0 outputs Low from the REMO pin after being modulated by the carrier signal.

#### (4) Data pulse length setting

Set the value corresponding to the data pulse length (High or Low section) to REMLEN[7:0]/REMC\_LCNT register to set to the data length counter.

Given below is the value to which the data length counter is set:

Setting value = Data pulse length (seconds) × Data length counter clock frequency (Hz)

The data length counter starts counting down from the value written using the data length counter clock selected. A cause of underflow interrupt occurs when the data length counter value reaches 0. If the interrupt is enabled, an REMC interrupt request is output to the interrupt controller (ITC). The data length counter stops counting at the same time with the counter value 0 maintained.


#### (5) Interrupt handling

To transmit the subsequent data, set the subsequent data (Step 3) and set the data pulse length (Step 4) in the interrupt handler routine executed by the data length counter underflow.

#### (6) Terminating data transmission

To terminate data transmission, set REMEN to 0 after the final data transmission has completed (after an underflow interrupt has occurred).

#### Data reception control



#### (1) Data receive mode setting

Set REMC to receive mode by writing 1 to REMMD/REMC\_CFG register.

#### (2) Enabling data reception

Enable REMC operation by setting REMEN/REMC\_CFG register to 1. This initiates REMC reception (input edge detection).

REMC detects an input transition (signal rising or falling edges) by sampling the input signal from the REMI pin using the carrier generation clock. If a signal edge is detected, a cause of rising or falling edge interrupt is generated. An REMC interrupt request is output to the ITC if the interrupt is enabled. Rising edge and falling edge interrupts can be individually enabled or disabled.

Note that if the signal level after the input has changed is not detected for at least two continuous sampling clock cycles, the input signal transition is interpreted as noise, and no rising or falling edge interrupt is generated.

(3) Interrupt handling

When a rising edge or falling edge interrupt occurs, write 0xff to REMLEN[7:0]/REMC\_LCNT register in the interrupt handler routine to set the value to the data length counter.

The data length counter starts counting down using the selected data length counter clock from the value written.

The data received can be read out from REMDT/REMC\_LCNT register.

The subsequent falling or rising edge interrupt is generated at the termination of the data pulse. Read the data length counter at that point. The data length can be calculated from the difference between 0xff and the value read. To receive the subsequent data, set the data length counter to 0xff once again, then wait for the subsequent interrupt.

If the data length counter becomes 0 after being set to 0xff without the occurrence of an edge interrupt, either no more data is left or a receive error has occurred. Data length counter underflow interrupts are generated even when receiving data and should be used for terminate/error handling.

#### (4) Terminating data reception

To terminate data reception, write 0 to REMEN after the final data has been received.

# 20.6 REMC Interrupts

The REMC module includes a function for generating the following three different types of interrupts.

- Underflow interrupt
- Rising edge interrupt
- Falling edge interrupt

The REMC module outputs one interrupt signal shared by the three interrupt causes above to the interrupt controller (ITC). To identify the cause of interrupt occurred, check the interrupt flag status in the REMC module.

#### **Underflow interrupt**

Generated when the data length counter has counted down to 0, this interrupt cause sets the interrupt flag RE-MUIF/REMC\_INT register inside the REMC to 1.

When data is being transmitted, the underflow interrupt indicates that the specified data length has been transmitted. When receiving data, the underflow interrupt indicates that data has been received or a receive error has occurred.

To use this interrupt, set REMUIE/REMC\_INT register to 1. If REMUIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMUIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMUIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to data length counter underflow.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMUIF.

#### **Rising edge interrupt**

Generated when the REMI pin input signal changes from Low to High, this interrupt cause sets the interrupt flag REMRIF/REMC\_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a falling edge interrupt when data is being received, the received data pulse width can be calculated from that count value.

To use this interrupt, set REMRIE/REMC\_INT register to 1. If REMRIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMRIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMRIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal rising edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMRIF.

#### Falling edge interrupt

Generated when the REMI pin input signal changes from High to Low, this interrupt cause sets the interrupt flag REMFIF/REMC\_INT register to 1 within the REMC.

By running the data length counter between this interrupt and a rising edge interrupt when data is being received, the received data pulse width can be calculated from that count value.

To use this interrupt, set REMFIE/REMC\_INT register to 1. If REMFIE is set to 0 (default), the interrupt request attributable to this cause will not be sent to the ITC.

When REMFIF is set to 1, REMC outputs an interrupt request to the ITC. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met.

REMFIF should be inspected in the REMC interrupt handler routine to determine whether the REMC interrupt is attributable to input signal falling edge.

The interrupt cause should be cleared in the interrupt handler routine by resetting (writing 1 to) REMFIF.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

# 20.7 Control Register Details

#### Table 20.7.1 List of REMC Registers

Address		Register name	Function
0x5340	REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.
0x5342	REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.
0x5344	REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.
0x5346	REMC_INT	REMC Interrupt Control Register	Controls interrupts.

The REMC registers are described in detail below.

Note: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

### **REMC Configuration Register (REMC\_CFG)**

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
REMC Configuration	0x5340 (16 bits)	D15–12	CGCLK[3:0]	Carrier generator clock division ratio select		GCLK[3:0] .CCLK[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Register (REMC_CFG) S1C17565/965						Oxf Oxe Oxd Oxc Oxb Oxb Oxa Ox9	reserved 1/16384 1/8192 1/4096 1/2048 1/1024 1/512			
		D11–8	LCCLK[3:0]	Length counter clock division ratio select	-	0x8 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1/256 1/128 1/64 1/32 1/16 1/8 1/4 1/2 1/1	0x0	R/W	
		D7–2	-	reserved			_	-	-	0 when being read.
			REMMD	REMC mode select		Receive	0 Transmit	0	R/W	
		D0	REMEN	REMC enable	1	Enable	0 Disable	0	R/W	

#### D[15:12] CGCLK[3:0]: Carrier Generator Clock Division Ratio Select Bits

Selects a carrier generation clock (PCLK division ratio).

CGCLK[3:0]	CGCLK[3:0] Division ratio		Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 20.7.2 Carrier Generation Clock (PCLK Division Ratio) Selection

(Default: 0x0)

#### D[11:8] LCCLK[3:0]: Length Counter Clock Division Ratio Select Bits

Selects a data length counter clock (PCLK division ratio).

LCCLK[3:0]	Division ratio	LCCLK[3:0]	Division ratio
Oxf	Reserved	0x7	1/128
0xe	1/16384	0x6	1/64
0xd	1/8192	0x5	1/32
0xc	1/4096	0x4	1/16
0xb	1/2048	0x3	1/8
0xa	1/1024	0x2	1/4
0x9	1/512	0x1	1/2
0x8	1/256	0x0	1/1

Table 20.7.3 Data Length Counter Clock (PCLK Division Ratio) Selection

(Default: 0x0)

Note: The clock should be set only while the REMC module is stopped (REMEN = 0).

#### D[7:2] Reserved

#### D1 REMMD: REMC Mode Select Bit

Selects the transfer direction. 1 (R/W): Reception

0 (R/W): Transmission (default)

#### D0 REMEN: REMC Enable Bit

Enables or disables data transfer by the REMC module.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Setting REMEN to 1 starts transmission or receiving in accordance with REMMD settings. Setting REMEN to 0 disables REMC module operations.

### **REMC Carrier Length Setup Register (REMC\_CAR)**

			-		-			
Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
REMC Carrier	0x5342	D15–14	-	reserved	_	-	-	0 when being read.
Length Setup	(16 bits)	D13-8	REMCL[5:0]	Carrier L length setup	0x0 to 0x3f	0x0	R/W	
Register		D7–6	-	reserved	-	-	-	0 when being read.
(REMC_CAR)		D5–0	REMCH[5:0]	Carrier H length setup	0x0 to 0x3f	0x0	R/W	
S1C17565/965				<b>.</b> .				

#### D[15:14] Reserved

#### D[13:8] REMCL[5:0]: Carrier L Length Setup Bits

Sets the carrier signal L section length. (Default: 0x0)

Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC\_CFG register + 1. Calculate carrier L section length as follows:

Carrier L section length =  $\frac{\text{REMCL} + 1}{\text{cg_clk}}$  [s]

REMCL: REMCL[5:0] setting

cg\_clk: Carrier generation clock frequency

The H section length is specified by REMCH[5:0]. The carrier signal is generated from these settings as shown in Figure 20.7.1.

#### D[7:6] Reserved

#### D[5:0] REMCH[5:0]: Carrier H Length Setup Bits


Sets the carrier signal H section length. (Default: 0x0) Specify a value corresponding to the number of carrier generation clock cycles selected by CGCLK[3:0]/ REMC\_CFG register + 1. Calculate carrier H section length as follows:

Carrier H section length =  $\frac{\text{REMCH} + 1}{\text{cg_clk}} [s]$ 

#### REMCH: REMCH[5:0] setting

cg\_clk: Carrier generation clock frequency

The L section length is specified by REMCL[5:0]. The carrier signal is generated from these settings as shown in Figure 20.7.1.



# REMC Length Counter Register (REMC\_LCNT)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
REMC Length	0x5344	D15-8	REMLEN[7:0]	Transmit/receive data length count	0x0 to 0xff	0x0	R/W	
Counter Register	(16 bits)			(down counter)				
(REMC_LCNT)		D7–1	-	reserved	-	-	-	0 when being read.
S1C17565/965		D0	REMDT	Transmit/receive data	1 1 (H) 0 0 (L)	0	R/W	

#### D[15:8] REMLEN[7:0]: Transmit/Receive Data Length Count Bits

Sets the data length counter value and starts counting. (Default: 0x0) The counter stops when it reaches 0 and generates a cause of underflow interrupt.

#### For data transmission

Set the transmit data length for data transmission.

When a value corresponding to the data pulse width is written, the data length counter starts counting down from that value. The counter stops counting and generates a cause of underflow interrupt when it reaches 0. Set the subsequent transmit data using this interrupt.

#### For data receiving

Interrupts can be generated at the input signal rising or falling edges when receiving data. The data pulse length can be obtained from the difference between 0xff set to the data length counter using the interrupt when the input changes and the count value read out when the next interrupt occurs due to an input change.

#### D[7:1] Reserved

#### D0 REMDT: Transmit/Receive Data Bit

Sets the transmit data for data transmission. Receive data can be read when receiving data. 1 (R/W): 1 (H) 0 (R/W): 0 (L) (default)

If REMEN/REMC\_CFG register is set to 1, the REMDT setting is modulated by the carrier signal for data transmission and output from the REMO pin. For data receiving, this bit is set to the value corresponding to the signal level of the data pulse input.

### **REMC Interrupt Control Register (REMC\_INT)**

Register name	Address	Bit	Name	Function		Setting		Init.	R/W	Remarks	
REMC Interrupt	0x5346	D15-11	-	reserved		_		-	-	0 when being read.	
Control Register	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag		interrupt		interrupt not	0	R/W	
S1C17565/965		D8	REMUIF	Underflow interrupt flag	occurred occurre		occurred	0	R/W		
		D7–3	-	reserved		-	-		-	-	0 when being read.
		D2	REMFIE	Falling edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D1	REMRIE	Rising edge interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	REMUIE	Underflow interrupt enable	1	Enable	0	Disable	0	R/W	

This register controls the data length counter underflow, input signal rising edge, and input signal falling edge interrupts. The interrupt flag is set to 1 when the data length counter underflows, or when an input signal rising edge or falling edge is detected. If the corresponding interrupt enable bit has been set to 1, the REMC outputs an interrupt request signal to the ITC at the same time. An interrupt will be generated if the ITC and S1C17 Core interrupt conditions are met. When an REMC interrupt occurs, check the interrupt flag status in this register to identify the cause of interrupt occurred. If the interrupt enable bit is set to 0, the interrupt is disabled.

- **Notes:** To prevent interrupt recurrences, the REMC module interrupt flag must be reset in the interrupt handler routine after an REMC interrupt has occurred.
  - To prevent generating unnecessary interrupts, reset the interrupt flag before enabling interrupts by the interrupt enable bit.

#### D[15:11] Reserved

#### D10 REMFIF: Falling Edge Interrupt Flag Bit

Indicates the falling edge interrupt cause occurrence status.

1 (R): Cause of interrupt has occurred

- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMFIF is set to 1 at the input signal falling edge. REMFIF is reset to 0 by writing 1.

#### D9 REMRIF: Rising Edge Interrupt Flag Bit

Indicates the rising edge interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMRIF is set to 1 at the input signal rising edge. REMRIF is reset to 0 by writing 1.

#### D8 REMUIF: Underflow Interrupt Flag Bit

Indicates the underflow interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

REMUIF is set to 1 when a data length counter underflow occurs. REMUIF is reset to 0 by writing 1.

#### D[7:3] Reserved

#### 20 IR REMOTE CONTROLLER (REMC) [S1C17565/965]

#### D2 REMFIE: Falling Edge Interrupt Enable Bit

Enables or disables input signal falling edge interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

### D1 REMRIE: Rising Edge Interrupt Enable Bit Enables or disables input signal rising edge interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

#### D0 REMUIE: Underflow Interrupt Enable Bit Enables or disables data length counter underflow interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

# 21 12-bit A/D Converter (ADC12SA2) [S1C17565/965]

Note: The 12-bit A/D converter (ADC12SA2) is unavailable in the S1C17555/955.

# 21.1 ADC12SA2 Module Overview


The S1C17565/965 includes a 12-bit A/D converter (ADC12SA2) that converts analog input signals into 12-bit digital values. The following shows the features of the ADC12SA2 module:

- Conversion method Successive approximation type Resolution 12 hits Input channel Max. 6 channels (Three channels support multi-channel conversion only.) A/D conversion clock Max. 2 MHz Sampling rate Max. fADC12CLK/20 [sps] (fADC12CLK: A/D conversion clock frequency) · Analog input voltage range AVss to AVDD · Two measurement modes - One-time measurement mode (for single channel or multi-channels) - Continuous measurement mode (for single channel or multi-channels, terminated with software) Two conversion trigger sources - Software trigger
  - T16A2 Ch.3 compare B signal

• The measurement results can be read as 16-bit data in which the 12-bit converted data aligned to left or right.

• Can generate channel group and all channels measurement completion interrupts.

Figure 21.1.1 shows the ADC12SA2 configuration.



\*1 VINA is the power supply pin for the internal AVDD regulator.

\*2 AV<sub>DD</sub> can be supplied from either an external power supply or the internal regulator.

Figure 21.1.1 ADC12SA2 Configuration

#### 21 12-BIT A/D CONVERTER (ADC12SA2) [S1C17565/965]

**Note**: The ADC12SA2 provides different control registers/bits with the same functions for each channel and they can be distinguished by a channel number in the register/bit names. This chapter explains these registers/bits as one unified by using "*x*" (3 to 8 in channel units) or "\*" (35 = AIN3– 5, 6 = AIN6, 7 = AIN7, and 8 = AIN8)

Examples:

ADC12\_AINxD register

AIN3: ADC12\_AIN3D register, AIN4: ADC12\_AIN4D register, ··· AIN8: ADC12\_AIN8D register

IF\_A\* bit

AIN3-5: IF\_A35, AIN6: IF\_A6, AIN7: IF\_A7, AIN8: IF\_A8

# 21.2 ADC12SA2 Input Pins

Table 21.2.1 lists the ADC12SA2 input pins.

	Table 21.2.1 List of ADC12SA2 Input Pins						
Pin name	I/O	Qty	Function				
AIN[5:3] *	I	3	Analog signal input pins AIN3 (Ch.3) to AIN5 (Ch.5) Input analog signals to be A/D converted. These channels support conversion in three channel units.				
AIN[8:6] *	I	3	Analog signal input pins AIN6 (Ch.6) to AIN8 (Ch.8) Input analog signals to be A/D converted. These channels support conversion in one channel units.				
AVDD	-	1	Analog power supply pin Supply an external AVDD voltage to this pin when the AVDD regulator is not used. When the AVDD regulator is used, this pin outputs the AVDD voltage generated by the regulator.				
AVss	-	1	Analog GND pin				

\* The analog input voltage Vain must be within the range of Vss  $\leq$  Vain  $\leq$  AVDD.

# 21.3 ADC12SA2 Settings

Make the following settings before starting measurement by ADC12SA2.

- (1) Configure the analog power supply.
- (2) Configure the operating clock (ADC12CLK).
- (3) Select the trigger source.
- (4) Select the channels to be measured.
- (5) Select the measurement mode.
- (6) Select the measurement result storing mode.
- (7) Set interrupt conditions (See Section 21.5).
- **Note**: Make sure the A/D conversion control circuit is halted (CTLEN/ADC12\_CTL0 register = 0 and MSBUSY/ADC12\_CTL1 register = 0) before changing the above settings. Changing the settings while the A/D conversion control circuit is operating may cause a malfunction.

### 21.3.1 Analog Power Supply Settings

ADC12SA2 operates with the AVDD analog power voltage. AVDD can be generated using the embedded AVDD regulator as well as supplying from outside the IC.

For more information on the embedded regulator control, see the "Power Supply" chapter.

# 21.3.2 Operating Clock Settings

The ADC12SA2 module includes a clock source selector, dividers, and a gate circuit for controlling the operation clock (ADC12CLK).

- **Notes:** The operation clock (ADC12CLK) must be supplied before setting ADC12SA2. Otherwise, ADC12SA2 cannot operate normally.
  - Do not set the ADC12CLK frequency that exceeds 2 MHz. The ADC12CLK frequency is determined according to the CLKSRC[1:0]/ADC12\_CLK register and CLKDIV[2:0]/ADC12\_ CLK register settings.

#### **Clock source selection**

Use CLKSRC[1:0] to select the clock source from IOSC, OSC3, and MSCLK (external clock).

CLKSRC[1:0]	Clock source
0x3	MSCLK (external clock)
0x2	OSC3
0x1	Setting prohibited
0x0	IOSC

Table 21.3.1	Clock Source	Selection
10010 21.0.1	CIUCK SOULCE	Selection

(Default: 0x0)

#### **Clock division ratio selection**

Use CLKDIV[2:0] to select the division ratio.

CLKDIV[2:0]	Division ratio			
0x7–0x5	Reserved			
0x4	1/6			
0x3	1/8			
0x2	1/4			
0x1	1/2			
0x0	1/1			

Table 21.3.2 Clock Source Division Ratio Selection

(Default: 0x0)

#### **Clock enable**

The clock supply is enabled with CLKEN/ADC12\_CLK register. The CLKEN default setting is 0, which stops the clock. Setting CLKEN to 1 feeds the clock generated as above to the ADC12SA2 circuit. If no ADC12SA2 operation is required, stop the clock to reduce current consumption.

# 21.3.3 Trigger Selection

Select a trigger source to start measurement using AFETS/ADC12\_CTL0 register. Setting AFETS to 0 (default) selects software trigger; setting it to 1 selects T16A2 Ch.3.

The sampling frequency (fs) is determined by the time between trigger inputs from the selected source (or time from a trigger input until the conversion data is loaded).

#### Software trigger

Writing 1 to SOFTST/ADC12\_CTL0 register with software serves as a trigger to start measurement.

#### 16-bit PWM timer (T16A2) Ch.3

The compare B signal of T16A2 Ch.3 is used as a trigger. Since the T16A2 compare B cycle can be programmed with flexibility, this trigger source is effective when periodic measurements are required. For more information on timer settings, see the "16-bit PWM Timers (T16A2)" chapter.

### 21.3.4 Measurement Channel Selections

Select the channels used for measurement from among the analog input channels. Whether AIN3 to AIN5 are enabled for measurement or not are selectable in three channel units, and AIN6 to AIN8 are selectable in one channel units using MS\_A\*/ADC12\_CTL1 register. When MS\_A\* is 0 (default), the channel will be skipped during measurement. Setting MS\_A\* to 1 will perform measurement in the channel. Measurement will be continuously performed from the lowest to the highest channel number within the channels selected for measurement.

MS_A35	MA_A6	MS_A7	MS_A8	One measurement sequence
1	1	1	1	$AIN3 \rightarrow AIN4 \rightarrow AIN5 \rightarrow AIN6 \rightarrow AIN7 \rightarrow AIN8$
1	1	1	0	$AIN3 \to AIN4 \to AIN5 \to AIN6 \to AIN7$
1	1	0	1	$AIN3 \to AIN4 \to AIN5 \to AIN6 \to AIN8$
1	0	1	1	$AIN3 \to AIN4 \to AIN5 \to AIN7 \to AIN8$
0	1	1	1	$AIN6 \rightarrow AIN7 \rightarrow AIN8$
1	0	0	0	$AIN3 \rightarrow AIN4 \rightarrow AIN5$
0	1	0	0	AIN6
0	0	1	0	AIN7
0	0	0	1	AIN8
0	0	0	0	No measurement channel selected (default)

Table 21.3.4.1 Measurement Channel Selections (Excerpts)

### 21.3.5 Measurement Mode Setting

The ADC12SA2 module provides two measurement modes that can be selected using AFEMS/ADC12\_CTL0 register: one-time measurement mode and continuous measurement mode.

#### One-time measurement mode (AFEMS = 0, default)

After a trigger is issued, ADC12SA2 performs measurement for all channels specified by MS\_A\* once and then stops automatically.

#### Continuous measurement mode (AFEMS = 1)

After a trigger is issued, ADC12SA2 repeatedly performs measurement for the channels in the range specified by MS\_A\* until stopped with software. Do not set the ADC12SA2 to continuous measurement mode when the T16A2 Ch.3 compare B signal is used as the trigger source.

### 21.3.6 Setting Measurement Result Storing Mode

ADC12SA2 loads the 12-bit measurement results into AIND[15:0]/ADC12\_AINxD register (16-bit register) after a measurement/conversion has completed. At this time, the 12-bit measurement results are aligned in the 16-bit register according to the measurement result storing mode set with STMD/ADC12\_CTL0 register either as the high-order 12 bits (left justify mode) or the low-order 12 bits (right justify mode). The remaining four bits are all set to 0.

AIND bit 15 12 11 4 З 0 Left justify mode (STMD = 1) (MSB) 12-bit measurement results (LSB) 0 0 ... Right justify mode (STMD = 0) 0 (MSB) 12-bit measurement results (LSB) 0 ...

Figure 21.3.6.1 Measured Data Alignment

# 21.4 Measurement Control and Operations

ADC12SA2 should be controlled in the sequence shown below.




Figure 21.4.1 ADC12SA2 Measurement Flowchart

### 21.4.1 Activating ADC12SA2

After the settings described in Section 21.3 have been completed, write 1 to CTLEN/ADC12\_CTL0 register to enable ADC12SA2. ADC12SA2 is thereby ready to accept a trigger to start measurement. To set up ADC12SA2 again, or when ADC12SA2 is not used, CTLEN must be set to 0.

### 21.4.2 Starting Measurement

ADC12SA2 starts measurement when a trigger is input while CTLEN is 1. When software trigger is selected (AFETS = 0), a measurement starts by writing 1 to SOFTST/ADC12\_CTL0 register. When T16A2 Ch.3 is selected as the trigger source (AFETS = 1), a measurement is triggered when a compare B occurs in T16A2 Ch.3.

The software trigger bit SOFTST reverts to 0 when the measurement operation actually begins.

When a measurement begins, MSBUSY/ADC12\_CTL1 register is set to 1 to indicate that a measurement is underway.

### 21.4.3 Reading Measurement Results

Upon completion of the measurement in the first channel (AIN5 when AIN3 to 5 are measured), ADC12SA2 loads the measurement results into the ADC12\_AINxD register and sets the measurement completion flag IF\_A\*/ ADC12\_INT register. If multiple channels are specified using MS\_A\*, ADC12SA2 continues measurements in the subsequent channels.  $MST_A*/ADC12_CTL1$  register goes 1 while the corresponding channel is measuring and it reverts to 0 when the measurement has completed (when the results are loaded into the ADC12\_AINxD register). The measurement results are stored the ADC12\_AINxD register each time measurement in a channel group (AIN3–5) or one channel (AIN6, AIN7, or AIN8) is completed. At the same time, a measurement completion interrupt can be generated, enabling to read out the converted data.

#### 21 12-BIT A/D CONVERTER (ADC12SA2) [S1C17565/965]

If no measurement completion interrupt is used, read the measurement results from the ADC12\_AINxD register after confirming that IF\_A\* is set to 1 indicating completion of measurement. IF\_A\* is reset to 0 by writing 1. The ADC12\_AINxD register is provided for each channel, thus the register is not overwritten in one-time measurement mode.

In continuous measurement mode, after the first measurement sequence for all the selected channels, the ADC12\_AINxD register will be overwritten by the measurement results in the second or following measurement sequences.

### 21.4.4 Terminating Measurement

#### One-time measurement mode

In one-time measurement mode, ADC12SA2 performs measurements of all the channels specified with MS\_A\* successively and terminates once the measurements have been completed. To abort measurement, write 1 to CTLSTP/ADC12\_CTL0 register. Since the measurement sequence is forcibly terminated, the results of the measurement then underway cannot be obtained.

#### Continuous execution mode

In continuous execution mode, ADC12SA2 repeatedly performs measurements of all the channels specified with MS\_A\*. The hardware does not stop the measurement sequence. To stop measurement, write 1 to CTL-STP. Since the measurement sequence is forcibly terminated, the results of the measurement then underway cannot be obtained.

### 21.4.5 Sampling Rate

The sampling rate is determined as "1/ conversion time" by the time between trigger inputs from the selected source (or time from a trigger input until the conversion data is loaded).

The following shows how to determine the conversion time:

(1) Measurement circuit startup period \*1: 4 \* ADC12CLK

(2) Measurement circuit operating period: 72 \* ADC12CLK

(3) A/D conversion period: 20 \* ADC12CLK

Conversion time =  $(1) + (2) + (3) \times$  Number of channels


\*1 Required only for the first conversion cycle in continuous measurement mode.

# 21.4.6 Timing Charts

Figure 21.4.6.1 shows the measurement operation timing charts.

(1) Single channel group	o (AIN3–5) one-time measurement mode
(MS_A35 = 1, other N	IS_A* = 0, AFEMS = 0)

CTLEN	
Trigger	]
MSBUSY	AIN3 AIN4 AIN5
Measurement operation	Measure Measure Measure
ADC12_AIN3D register	AIN3 measurement results
ADC12_AIN4D register	AIN4 measurement results
ADC12_AIN5D register	AIN5 measurement results
IF_A35	
Interrupt request	Ť
(2) Multi-channel (AIN6	, AIN7, AIN8) one-time measurement mode
	$MS_A8 = 1$ , other $MS_A* = 0$ , AFEMS = 0)
CTLEN	
Trigger	
MSBUSY	
Measurement operation	Measure Measure Measure
ADC12_AIN6D register	AIN6 measurement results
ADC12_AIN7D register	AIN7 measurement results
ADC12_AIN8D register	AIN8 measurement results
IF_A6	
IF_A7	
IF_A8	
Interrupt request	1 1 1
(2) Single channel grou	up (AIN3–5) continuous measurement mode
	$MS_A = 0, AFEMS = 1$
CTLEN	
Trigger	
CTLSTP	Γ
MSBUSY	
Measurement operation	AIN3 AIN4 AIN5 AIN3 AIN4 AIN5 AIN3 AIN4 Measure Measure Measure Measure Measure Measure
ADC12_AIN3D register	AIN3 measurement results AIN3 measurement results
ADC12_AIN4D register	AIN4 measurement results AIN4 measurement results
ADC12_AIN5D register	AIN5 measurement results AIN5 measurement results
IF_A35	
Interrupt request	↑
Interrupt reset	



# (4) Multi-channel (AIN6, AIN7, AIN8) continuous measurement mode (MS, AS = MS, AZ = MS, AS = 1, cthor MS, A\* = 0, AEEMS = 1)



# 21.5 ADC12SA2 Interrupts

ADC12SA2 includes a function for generating the following five different types of interrupts.

- AIN3-5 completion interrupt
- AIN6 completion interrupt
- AIN7 completion interrupt
- AIN8 completion interrupt
- All channels completion interrupt

ADC12SA2 outputs one interrupt signal shared by the five above interrupt causes to the interrupt controller (ITC). Inspect the status flag to determine the interrupt cause occurred.

#### **AIN\*** completion interrupt

To use this interrupt, set  $IEN_A*/ADC12_INT$  register to 1. If  $IEN_A*$  is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When measurement in a channel has completed, ADC12SA2 sets IF\_A\*/ADC12\_INT register to 1. If AIN\* completion interrupts are enabled (IEN\_A\* = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met.

IF\_A\* is reset to 0 by writing 1.

#### All channels completion interrupt

To use this interrupt, set IEN\_ALL/ADC12\_INT register to 1. If IEN\_ALL is set to 0 (default), interrupt requests for this cause will not be sent to the ITC.

When measurements of all the channels selected by  $MS_A^*$  have completed, ADC12SA2 sets IF\_ALL/ ADC12\_INT register to 1. If all channels completion interrupts are enabled (IEN\_ALL = 1), an interrupt request is sent simultaneously to the ITC. An interrupt occurs if other interrupt conditions are met. IF\_ALL is reset to 0 by writing 1.

For more information on interrupt processing, see the "Interrupt Controller (ITC)" chapter.

- **Notes:** To prevent interrupt recurrences, the interrupt flag must be reset in the interrupt handler routine after an ADC12SA2 interrupt has occurred.
  - To prevent unwanted interrupts, reset the interrupt flag before enabling interrupts with the interrupt enable bit.

# 21.6 Control Register Details

Address		Register name	Function									
0x5071	ADC12_CLK	ADC12SA2 Clock Control Register	Controls ADC12SA2 clock.									
0x5500	ADC12_CTL0	ADC12SA2 Control Register	Controls ADC12SA2.									
0x5502	ADC12_CTL1	ADC12SA2 Measurement Channel Register	Selects measurement channels and indicates the channel status.									
0x5504	ADC12_INT	ADC12SA2 Interrupt Control Register	Controls ADC12SA2 interrupts.									
0x5512	ADC12_AIN3D	ADC12SA2 AIN3 Measurement Result Register	AIN3 measurement results									
0x5514	ADC12_AIN4D	ADC12SA2 AIN4 Measurement Result Register	AIN4 measurement results									
0x5516	ADC12_AIN5D	ADC12SA2 AIN5 Measurement Result Register	AIN5 measurement results									
0x5518	ADC12_AIN6D	ADC12SA2 AIN6 Measurement Result Register	AIN6 measurement results									
0x551a	ADC12_AIN7D	ADC12SA2 AIN7 Measurement Result Register	AIN7 measurement results									
0x551c	ADC12_AIN8D	ADC12SA2 AIN8 Measurement Result Register	AIN8 measurement results									

#### Table 21.6.1 List of ADC12SA2 Registers

The ADC12SA2 registers are described in detail below.

**Note**: When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1. However, if a value is specified for the "Reserved" bit, do not write a value other than the one that is specified. Furthermore, do not access addresses that are not described in the table above.

## ADC12SA2 Clock Control Register (ADC12\_CLK)

Register name	Address	Bit	Name	Function	Set	Init.	R/W	Remarks	
ADC12SA2	0x5071	D7	-	reserved	-	_	-	-	0 when being read.
Clock Control	(8 bits)	D6-4	CLKDIV	ADC12SA2 clock division ratio	CLKDIV[2:0]	Division ratio	0x0	R/W	-
Register			[2:0]	select	0x7-0x5	reserved	1		
(ADC12_CLK)					0x4	1/6			
S1C17565/965					0x3	1/8			
					0x2 1/4				
					0x1 1/2				
					0x0	1/1			
		D3–2	CLKSRC	ADC12SA2 clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	1
			[1:0]		0x3	MSCLK (ext)	1		
					0x2	OSC3			
			[		0x1	reserved			
			[		0x0	IOSC			
		D1	-	reserved			-	-	0 when being read.
		D0	CLKEN	ADC12SA2 clock enable	1 Enable	0 Disable	0	R/W	

#### D7 Reserved

#### D[6:4] CLKDIV[2:0]: ADC12SA2 Clock Division Ratio Select Bits

Selects the division ratio for generating the A/D conversion clock (ADC12CLK).

CLKDIV[2:0]	Division ratio
0x7–0x5	Reserved
0x4	1/6
0x3	1/8
0x2	1/4
0x1	1/2
0x0	1/1

(Default: 0x0)

#### 21 12-BIT A/D CONVERTER (ADC12SA2) [S1C17565/965]

#### D[3:2] CLKSRC[1:0]: ADC12SA2 Clock Source Select Bits

Selects the clock source.

Table	21.	6.3	Clock	Source	Selection
iubic	~	0.0	01001	000100	0010011011

CLKSRC[1:0]	Clock source
0x3	MSCLK (external clock)
0x2	OSC3
0x1	Setting prohibited
0x0	IOSC

(Default: 0x0)

#### D1 Reserved

#### D0 CLKEN: ADC12SA2 Clock Enable Bit

Enables or disables the ADC12CLK supply.

1 (R/W): Enabled (on)

0 (R/W): Disabled (off) (default)

The CLKEN default setting is 0, which disables the clock supply. Setting CLKEN to 1 sends the clock selected to the A/D conversion control circuit.

### ADC12SA2 Control Register (ADC12\_CTL0)

Register name	Address	Bit	Name	Function	Setting			g	Init.	R/W	Remarks
ADC12SA2	0x5500	D15–7	-	reserved		_		-	-	0 when being read.	
Control Register	(16 bits)	D6	STMD	Measurement result storing mode	1	AIND[15:4]	0	AIND[11:0]	0	R/W	
(ADC12_CTL0)		D5	AFETS	Measurement trigger select	1	T16A2 Ch.3	0	Software	0	R/W	
S1C17565/965		D4	AFEMS	Measurement mode select	1	Continuous	0	Single	0	R/W	]
	[	D3	-	reserved		-	-		-	-	0 when being read.
		D2	SOFTST	Software trigger	1	Start	0	_	0	R/W	
		D1	CTLSTP	Measurement termination	1	Stop	0	_	0	R/W	
		D0	CTLEN	Measurement trigger enable	1	Enable	0	Disable	0	R/W	

**Note**: Make sure the A/D conversion control circuit is halted (CTLEN = 0 and MSBUSY/ADC12\_CTL1 register = 0) before setting STMD, AFETS, and AFEMS. Changing the settings while the A/D conversion control circuit is operating may cause a malfunction.

#### D[15:7] Reserved

#### D6 STMD: Measurement Result Storing Mode Bit

Selects the data alignment when the measurement results are loaded into AIND[15:0]/ADC12\_AINxD register.

1 (R/W): Left justify mode (12-bit measurement results  $\rightarrow$  ADD[15:4], ADD[3:0] = 0)

0 (R/W): Right justify mode (12-bit measurement results  $\rightarrow$  ADD[11:0], ADD[15:12] = 0) (default)

#### D5 AFETS: Measurement Trigger Select Bit

Selects a trigger source to start measurement.

1 (R/W): T16A2 Ch.3

0 (R/W): Software (default)

When 16-bit PWM timer (T16A2) Ch.3 is used, since its compare B signal serves as a trigger, set the compare B cycle and other conditions for the 16-bit PWM timer.

#### D4 AFEMS: Measurement Mode Select Bit

Selects a measurement mode.

1 (R/W): Continuous measurement mode

0 (R/W): One-time measurement mode (default)

Writing 1 to AFEMS sets ADC12SA2 to continuous measurement mode. In this mode, measurements of the channels selected by MS\_A\*/ADC12\_CTL1 register are executed continuously until stopped with software.

When AFEMS is 0, ADC12SA2 operates in one-time measurement mode. In this mode, measurement is terminated after all the channels selected by MS\_A\* register have been converted once.

**Note**: Do not use continuous measurement mode when the T16A2 Ch.3 compare B signal is used as the trigger.

#### D3 Reserved

#### D2 SOFTST: Software Trigger Bit

Starts measurement.

- 1 (W): Software trigger
- 0 (W): Ignored
- 1 (R): In measurement start process
- 0 (R): During measurement/standby (default)

Write 1 to SOFTST to start measurement by a software trigger. SOFTST retains 1 after writing 1 and reverts to 0 when ADC12SA2 actually starts measurement.

No software trigger will be accepted when CTLEN is 0 (ADC12SA2 operation disabled).

Writing 0 to SOFTST, writing 1 during measurement, and writing 1 when T16A2 Ch.3 is selected as the trigger source are ignored.

#### D1 CTLSTP: Measurement Termination Bit

Stops measurement.

- 1 (W): Force termination
- 0 (W): Ignored
- 1 (R): In termination process
- 0 (R): During measurement/standby (default)

Write 1 to CTLSTP to terminate continuous measurement or to forcibly terminate measurement. CTL-STP retains 1 after writing 1 and reverts to 0 when ADC12SA2 actually terminates the measurement operation. Writing 0 to CTLSTP or writing 1 during standby are ignored.

#### D0 CTLEN: Measurement Trigger Enable Bit

Enables or disables trigger inputs.

1 (R/W): Enabled

0 (R/W): Disabled (default)

Writing 1 to CTLEN enables ADC12SA2 to start measurement (i.e., ready to accept a trigger). When CTLEN is 0, ADC12SA2 is unable to accept a trigger.

Before setting the modes, measurement channels, or other conditions, be sure to reset CTLEN to 0. This helps to prevent ADC12SA2 from operating erratically.

### ADC12SA2 Measurement Channel Register (ADC12\_CTL1)

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
ADC12SA2	0x5502	D15-13	-	reserved		-	_		-	-	0 when being read.
Measurement	(16 bits)	D12	MS_A8	AIN8 measurement enable	1	Enable	0	Disable	0	R/W	
Channel		D11	MS_A7	AIN7 measurement enable	1	Enable	0	Disable	0	R/W	
Register		D10	MS_A6	AIN6 measurement enable	1	Enable	0	Disable	0	R/W	
(ADC12_CTL1)		D9	MS_A35	AIN3–5 measurement enable	1	Enable	0	Disable	0	R/W	
S1C17565/965		D8–6	-	reserved					-	-	0 when being read.
		D5	MSBUSY	Measurement busy status flag	1	Busy	0	Idle	0	R	
		D4	MST_A8	AIN8 measurement status flag	1	Running	0	Standby	0	R	
		D3	MST_A7	AIN7 measurement status flag	1	Running	0	Standby	0	R	
		D2	MST_A6	AIN6 measurement status flag	1	Running	0	Standby	0	R	
		D1	MST_A35	AIN3–5 measurement status flag	1	Running	0	Standby	0	R	
		D0	-	reserved		-			-	-	0 when being read.

**Note**: Make sure the A/D conversion control circuit is halted (CTLEN/ADC12\_CTL0 register = 0 and MSBUSY = 0) before setting MS\_A\*. Changing the settings while the A/D conversion control circuit is operating may cause a malfunction.

#### D[15:13] Reserved

#### 21 12-BIT A/D CONVERTER (ADC12SA2) [S1C17565/965]

- D12 MS\_A8: AIN8 Measurement Enable Bit
- D11 MS\_A7: AIN7 Measurement Enable Bit
- D10 MS\_A6: AIN6 Measurement Enable Bit
- D9 MS\_A35: AIN3–5 Measurement Enable Bit

Sets the channels to be measured. 1 (R/W): Measured 0 (R/W): Not measured (default)

#### D[8:6] Reserved

#### D5 MSBUSY: Measurement Busy Status Flag Bit

Indicates the measurement status.

- 1 (R): During measurement
- 0 (R): Measurement completed/standby (default)

MSBUSY is set to 1 when a trigger is issued. In one-time measurement mode, MSBUSY reverts to 0 when the last channel selected by MS\_A\* is completed and the results are loaded to the ADC12\_AINxD register. In continuous measurement mode or when measurement is terminated forcibly, MSBUSY reverts to 0 when the measurement operation is completed after 1 is written to CTLSTP/ADC12\_CTL0 register.

#### D4 MST\_A8: AIN8 Measurement Status Flag Bit

- D3 MST\_A7: AIN7 Measurement Status Flag Bit
- D2 MST\_A6: AIN6 Measurement Status Flag Bit

#### D1 MST\_A35: AIN3–5 Measurement Status Flag Bit

Indicates the measurement status of each channel.

- 1 (R): During measurement
- 0 (R): Measurement completed/standby (default)

MST\_A\* goes 1 when measurement in AIN\* begins and reverts to 0 when the measurement is completed and the results are loaded to the ADC12\_AIN\*D register (ADC12\_AIN5D register in the case of MST\_A35). When the measurement is terminated forcibly, MST\_A\* reverts to 0 when ADC-12SA2 terminates the measurement operation.

#### D0 Reserved

# ADC12SA2 Interrupt Control Register (ADC12\_INT)

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
ADC12SA2	0x5504	D15–14	-	reserved		-	_		-	-	0 when being read.
Interrupt	(16 bits)	D13	IF_ALL	All channels completion int. flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Control Register		D12	IF_A8	AIN8 completion interrupt flag	1	interrupt		interrupt not	0	R/W	
(ADC12_INT)		D11	IF_A7	AIN7 completion interrupt flag	]	occurred		occurred	0	R/W	]
S1C17565/965		D10	IF_A6	AIN6 completion interrupt flag	]				0	R/W	]
		D9	IF_A35	AIN3–5 completion interrupt flag	1				0	R/W	
		D8–6	-	reserved		-	_		-	-	0 when being read.
		D5	IEN_ALL	All channels completion int. enable	1	Enable	0	Disable	0	R/W	
		D4	IEN_A8	AIN8 completion interrupt enable	1	Enable	0	Disable	0	R/W	
		D3	IEN_A7	AIN7 completion interrupt enable	1	Enable	0	Disable	0	R/W	
		D2	IEN_A6	AIN6 completion interrupt enable	1	Enable	0	Disable	0	R/W	]
		D1	IEN_A35	AIN3–5 completion int. enable	1	Enable	0	Disable	0	R/W	
		D0	-	reserved		-			-	-	0 when being read.

#### D[15:14] Reserved

#### D13 IF\_ALL: All Channels Completion Interrupt Flag Bit

Indicates the all channels completion interrupt cause occurrence status.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

IF\_ALL is set to 1 when a measurement sequence for all the channels selected by  $MS_A*$  is completed (when measurement of the last channel is completed and the results are loaded to the ADC12\_AINxD register). IF\_ALL is reset to 0 by writing 1.

- D12 IF\_A8: AIN8 Completion Interrupt Flag Bit
- D11 IF\_A7: AIN7 Completion Interrupt Flag Bit
- D10 IF\_A6: AIN6 Completion Interrupt Flag Bit
- D9 IF\_A35: AIN3–5 Completion Interrupt Flag Bit

Indicates the measurement completion interrupt cause occurrence status of each channel.

- 1 (R): Cause of interrupt has occurred
- 0 (R): No cause of interrupt has occurred (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

IF\_A\* is set to 1 when measurement in AIN\* is completed and the results are loaded to the ADC12\_ AIN\*D register. IF\_A\* is reset to 0 by writing 1.

#### D[8:6] Reserved

#### D5 IEN\_ALL: All Channels Completion Interrupt Enable Bit

Enables or disables all channels completion interrupts. 1 (R/W): Interrupt enabled 0 (R/W): Interrupt disabled (default)

- D4 IEN\_A8: AIN8 Completion Interrupt Enable Bit
- D3 IEN\_A7: AIN7 Completion Interrupt Enable Bit
- D2 IEN\_A6: AIN6 Completion Interrupt Enable Bit
- D1 IEN\_A35: AIN3–5 Completion Interrupt Enable Bit

Enables or disables the measurement completion interrupt of each channel.

1 (R/W): Interrupt enabled

0 (R/W): Interrupt disabled (default)

#### D0 Reserved

### ADC12SA2 AINx Measurement Result Registers (ADC12\_AINxD)

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Result Register (ADC12_AIN <i>x</i> D) S1C17565/965	0x5514 0x5516	D15–0		Measurement data AIND[11:0] are effective when STMD = 0 (AIND[15:12] = 0) AIND[15:4] are effective when STMD = 1 (AIND[3:0] = 0)	0x0 to 0xfff	0x0	R	

#### D[15:0] AIND[15:0]: Measurement Data Bits

The measurement results of each channel are stored. (Default: 0x0) Address 0x5512 contains the AIN3 measurement results, ... address 0x551c contains the AIN8 measurement results.

The data alignment in this 16-bit register (measurement result storing mode) can be selected using the STMD/ADC12\_CTL0 register.

AIND bit	15		12	11		4	3		0
Left justify mode (STMD = 1)	(MSB)	12-bi	t measu	rement res	sults	(LSB)	0		0
Right justify mode (STMD = 0)	0		0	(MSB)	12-b	it measur	ement re	sults	(LSB)
Figure 21.6.1 Measured Data Alignment									

This register is a read-only, so writing to this register is ignored.

# 22 On-chip Debugger (DBG)

# 22.1 Resource Requirements and Debugging Tools

#### Debugging work area

Debugging requires a 64-byte debugging work area. For more information on the work area location, see the "Memory Map, Bus Control" chapter.

The start address for this debugging work area can be read from the DBRAM register (0xffff90).

#### **Debugging tools**

Debugging involves connecting ICDmini to the S1C17555/565/955/965 debug pins and inputting the debug instruction from the debugger on the personal computer.

The following tools are required:

S1C17 Family In-Circuit Debugger ICDmini

• S1C17 Family C compiler package (e.g., S5U1C17001C)

#### **Debug pins**

The following debug pins are used to connect ICDmini.

Pin name	I/O	Qty	Function
DCLK	0	1	On-chip debugger clock output pin
			Outputs a clock to the ICDmini.
DSIO	I/O	1	On-chip debugger data input/output pin
			Used to input/output debugging data and input the break signal.
DST2	0	1	On-chip debugger status signal output pin
			Outputs the processor status during debugging.

Table 22.1.1 List of Debug Pins

The on-chip debugger input/output pins (DCLK, DST2, DSIO) are shared with I/O ports and are initially set as the debug pins. If the debugging function is not used, these pins can be switched using the port function select bits to enable use as general-purpose I/O port pins.

For detailed information on pin function switching, see the "I/O Ports (P)" chapter.

# 22.2 Debug Break Operation Status

The S1C17 Core enters debug mode when the brk instruction is executed or a debug interrupt is generated by a break signal (Low) input to the DSIO pin. This state persists until the retd instruction is executed. During this time, hardware interrupts and NMIs are disabled.

The default setting halts peripheral circuit operations. This setting can be modified even when debugging is underway.

The peripheral circuits that operate with PCLK will continue running in debug mode by setting PRUND/MISC\_PSC register to 1. Setting PRUND to 0 (default) will stop these peripheral circuits in debug mode.

The peripheral circuits that operate with a clock other than PCLK will continue running in debug mode by setting DBRUN2/MISC\_DMODE2 register to 1. Setting DBRUN2 to 0 (default) will stop these peripheral circuits in debug mode.

Some peripheral circuits, such as SPI, SPI16, I2CS, T16A2, and ADC12SA2, that run with an external input clock will not stop operating even if the S1C17 Core enters debug mode.

# 22.3 Additional Debugging Function

The S1C17555/565/955/965 expands the following on-chip debugging functions of the S1C17 Core.

#### Branching destination in debug mode

When a debug interrupt is generated, the S1C17 Core enters debug mode and branches to the debug processing routine. In this process, the S1C17 Core is designed to branch to address 0xfffc00. In addition to this branching destination, the S1C17555/565/955/965 also allows designation of address 0x0 (beginning address of the internal RAM) as the branching destination when debug mode is activated. The branching destination address is selected using DBADR/MISC\_IRAMSZ register. When the DBADR is set to 0 (default), the branching destination is set to 0xfffc00. When it is set to 1, the branching destination is set to 0x0.

### Adding instruction breaks

The S1C17 Core supports two instruction breaks (hardware PC breaks). The S1C17555/565/955/965 increased this number to five, adding the control bits and registers given below.

- IBE2/DCR register: Enables instruction breaks #2.
- IBE3/DCR register: Enables instruction breaks #3.
- IBE4/DCR register: Enables instruction breaks #4.
- IBAR2[23:0]/IBAR2 register: Set instruction break address #2.
- IBAR3[23:0]/IBAR3 register: Set instruction break address #3.
- IBAR4[23:0]/IBAR4 register: Set instruction break address #4.

Note that the debugger included in the S5U1C17001C (Ver. 1.2.1) or later is required to use five hardware PC breaks.

# 22.4 Control Register Details

ddress Register name Function											
	Register name	Function									
MISC_PSC	Prescaler Control Register	Enables peripheral operations in debug mode (PCLK).									
MISC_DMODE2	Debug Mode Control Register 2	Enables peripheral operations in debug mode (except PCLK).									
MISC_IRAMSZ	IRAM Size Select Register	Selects the IRAM size.									
DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.									
DCR	Debug Control Register	Controls debugging.									
IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.									
IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.									
IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.									
	MISC_DMODE2 MISC_IRAMSZ DBRAM DCR IBAR2 IBAR3	MISC_PSC       Prescaler Control Register         MISC_DMODE2       Debug Mode Control Register 2         MISC_IRAMSZ       IRAM Size Select Register         DBRAM       Debug RAM Base Register         DCR       Debug Control Register         IBAR2       Instruction Break Address Register 3									

Table 22.4.1 List of Debug Registers

The debug registers are described in detail below.

Notes: • When data is written to the registers, the "Reserved" bits must always be written as 0 and not 1.

• For debug registers not described here, refer to the S1C17 Core Manual.

# Prescaler Control Register (MISC\_PSC)

Register name	Address	Bit	Name	Function Se		Sett	in	g	Init.	R/W	Remarks
Prescaler	0x4020	D7–2	-	reserved		_			-	-	0 when being read.
Control Register	(8 bits)	D1	PRUND	Run/stop select in debug mode	1	Run	0	Stop	0	R/W	
(MISC_PSC)		D0	-	reserved					-	-	0 when being read.

#### D[7:2] Reserved

#### D1 PRUND: Run/Stop Select Bit in Debug Mode

Selects the operating status of the peripheral circuits that operate with PCLK in debug mode. 1 (R/W): Run 0 (R/W): Stop (default) Setting PRUND to 1 enables the peripheral circuits that operate with PCLK to run even in debug mode. Setting it to 0 will stop them when the S1C17 Core enters debug mode. Set PRUND to 1 to maintain running status for these peripheral circuits in debug mode.

#### D0 Reserved

# Debug Mode Control Register 2 (MISC\_DMODE2)

Register name	Address	Bit	Name	Function Setting		Init.	R/W	Remarks		
Debug Mode	0x5322	D15–1	-	reserved	-		-	-	0 when being read.	
Control	(16 bits)									-
Register 2		D0	DBRUN2	Run/stop select in debug mode	1	Run 0	Stop	0	R/W	
(MISC_DMODE2)				(except PCLK peripheral circuits)						

#### D[15:1] Reserved

#### D0 DBRUN2: Run/Stop Select Bit in Debug Mode (except PCLK peripheral circuits)

Selects the operating status of the peripheral circuits that operate with a clock other than PCLK in debug mode.

1 (R/W): Run

0 (R/W): Stop (default)

Setting DBRUN2 to 1 enables the peripheral circuits that operate with a clock other than PCLK to run even in debug mode. Setting it to 0 will stop them when the S1C17 Core enters debug mode. Set DBRUN2 to 1 to maintain running status for these peripheral circuits in debug mode.

Some peripheral circuits, such as SPI, SPI16, I2CS, T16A2, and ADC12SA2, that run with an external input clock will not stop operating even if the S1C17 Core enters debug mode.

# IRAM Size Select Register (MISC\_IRAMSZ)

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
IRAM Size	0x5326	D15–9	-	reserved	-	_	-	-	0 when being read.
Register	(16 bits)	D8	DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7	-	reserved	-	-	-	-	0 when being read.
		D6–4	IRAMACTSZ	IRAM actual size	0x2 (= 4KB)		0x2	R	
			[2:0]						
		D3	_	reserved	-		-	-	0 when being read.
		D2–0	IRAMSZ[2:0]	IRAM size select	IRAMSZ[2:0]	Size	0x2	R/W	
					0x7-0x6	reserved			
					0x5	512B			
					0x4	1KB			
					0x3	2KB			
					0x2	4KB			
					0x1-0x0	reserved			

#### D[15:9] Reserved

#### D8 DBADR: Debug Base Address Select Bit

Selects the branching destination address when a debug interrupt occurs. 1(R/W): 0x0 0(R/W): 0xfffc00 (default)

#### D7 Reserved

#### D[6:4] IRAMACTSZ[2:0]: IRAM Actual Size Bits

Indicates the actual internal RAM size embedded. (Default: 0x2)

#### D3 Reserved

#### D[2:0] IRAMSZ[2:0]: IRAM Size Select Bits

Selects the size of the internal RAM to be used.

IRAMSZ[2:0]	Internal RAM size
0x7–0x6	Reserved
0x5	512B
0x4	1KB
0x3	2KB
0x2	4KB
0x1–0x0	Reserved

(Default: 0x2)

Note: The MISC\_IRAMSZ register is write-protected. To alter this register settings, you must override this write-protection by writing 0x96 to the MISC\_PROT register. Normally, the MISC\_PROT register should be set to a value other than 0x96, except when altering the MISC\_IRAMSZ register. Unnecessary rewriting of the MISC\_IRAMSZ register may result in system malfunctions.

# **Debug RAM Base Register (DBRAM)**

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Debug RAM	0xffff90	D31–24	-	Unused (fixed at 0)	0x0	0x0	R	
Base Register	(32 bits)	D23-0	DBRAM[23:0]	Debug RAM base address	0xfc0	0xf	R	
(DBRAM)				-		c0		

#### D[31:24] Not used (Fixed at 0)

#### D[23:0] DBRAM[23:0]: Debug RAM Base Address Bits

Read-only register containing the beginning address of the debugging work area (64 bytes).

# **Debug Control Register (DCR)**

Register name	Address	Bit	Name	Function		Sett	Setting		Init.	R/W	Remarks
Debug Control	0xffffa0	D7	IBE4	Instruction break #4 enable	1	Enable	0	Disable	0	R/W	
Register	(8 bits)	D6	IBE3	Instruction break #3 enable	1	Enable	0	Disable	0	R/W	
(DCR)		D5	IBE2	Instruction break #2 enable	1	Enable	0	Disable	0	R/W	
		D4	DR	Debug request flag 1		Occurred	0	Not occurred	0	R/W	Reset by writing 1.
		D3	IBE1	Instruction break #1 enable	1	Enable	0	Disable	0	R/W	
		D2	IBE0	Instruction break #0 enable	1	Enable	0	Disable	0	R/W	
		D1	SE	Single step enable	1	Enable	0	Disable	0	R/W	
		D0	DM	Debug mode	1	Debug mode	0	User mode	0	R	

#### D7 IBE4: Instruction Break #4 Enable Bit

Enables or disables instruction break #4.

1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR4 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

#### D6 IBE3: Instruction Break #3 Enable Bit

Enables or disables instruction break #3.

1 (R/W): Enabled

0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR3 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

#### D5 IBE2: Instruction Break #2 Enable Bit

Enables or disables instruction break #2. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR2 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

#### D4 DR: Debug Request Flag Bit

Indicates the presence or absence of an external debug request.

- 1 (R): Request generated
- 0 (R): Request not generated (default)
- 1 (W): Flag is reset
- 0 (W): Ignored

This flag is cleared (reset to 0) when 1 is written. It must be cleared before the debug processing routine is terminated by the retd instruction.

#### D3 IBE1: Instruction Break #1 Enable Bit

Enables or disables instruction break #1. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR1 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

#### D2 IBE0: Instruction Break #0 Enable Bit

Enables or disables instruction break #0. 1 (R/W): Enabled 0 (R/W): Disabled (default)

If this bit is set to 1, the instruction fetch address and the value set in the IBAR0 register are compared. If they match, an instruction break is generated. If this bit is set to 0, no comparison is performed.

#### D1 SE: Single Step Enable Bit

Enables or disables single-step operations. 1 (R/W): Enabled 0 (R/W): Disabled (default)

#### D0 DM: Debug Mode Bit

Indicates the processor operating mode (debug mode or user mode).

- 1 (R): Debug mode
- 0 (R): User mode (default)

### Instruction Break Address Register 2 (IBAR2)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Instruction	0xffffb8	D31-24	-	reserved	-	-	-	0 when being read.
Break Address	(32 bits)	D23–0	IBAR2[23:0]	Instruction break address #2	0x0 to 0xffffff	0x0	R/W	
Register 2				IBAR223 = MSB				
(IBAR2)				IBAR20 = LSB				

#### D[31:24] Reserved

#### D[23:0] IBAR2[23:0]: Instruction Break Address #2 Bits

Sets instruction break address #2. (default: 0x000000)

### Instruction Break Address Register 3 (IBAR3)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Instruction	0xffffbc	D31–24	-	reserved	_	-	-	0 when being read.
Break Address	(32 bits)	D23-0	IBAR3[23:0]	Instruction break address #3	0x0 to 0xffffff	0x0	R/W	
Register 3				IBAR323 = MSB				
(IBAR3)				IBAR30 = LSB				

#### D[31:24] Reserved

#### D[23:0] IBAR3[23:0]: Instruction Break Address #3 Bits

Sets instruction break address #3. (default: 0x000000)

# Instruction Break Address Register 4 (IBAR4)

Register name	Address	Bit	Name	Function	Setting		R/W	Remarks
Instruction	0xffffd0	D31-24	-	reserved	_	-	-	0 when being read.
Break Address	(32 bits)	D23-0	IBAR4[23:0]	Instruction break address #4	0x0 to 0xffffff	0x0	R/W	
Register 4				IBAR423 = MSB				
(IBAR4)				IBAR40 = LSB				

#### D[31:24] Reserved

#### D[23:0] IBAR4[23:0]: Instruction Break Address #4 Bits

Sets instruction break address #4. (default: 0x000000)

# 23 Multiplier/Divider (COPRO)

# 23.1 Overview

The S1C17555/565/955/965 has an embedded coprocessor that provides multiplier/divider functions. The following shows the features of the multiplier/divider:

• Multiplication:

Supports signed/unsigned multiplications. (16 bits  $\times$  16 bits = 32 bits) Can be executed in 1 cycle.

- <u>Multiplication and accumulation (MAC)</u>: Supports signed MAC operations with overflow detection function.
  - $(16 \text{ bits} \times 16 \text{ bits} + 32 \text{ bits} = 32 \text{ bits})$ Can be executed in 1 cycle.

Division:

Supports signed/unsigned divisions. (16 bits ÷ 16 bits = 16 bits with 16-bit residue) Can be executed in 17 to 20 cycles.




Figure 23.1.1 Multiplier/Divider Block Diagram

# 23.2 Operation Mode and Output Mode

The Multiplier/divider operates according to the operation mode specified by the application program. As listed in Table 23.2.1, the multiplier/divider supports nine operations.

The multiplication, division and MAC results are 32-bit data, therefore, the S1C17 Core cannot read them in one access cycle. The output mode is provided to specify the high-order 16 bits or low-order 16 bits of the operation results to be read from the multiplier/divider.

The operation and output modes can be specified with a 7-bit data by writing it to the mode setting register in the multiplier/divider. Use a "ld.cw" instruction for this writing.

ld.cw%rd, %rs%rs[6:0] is written to the mode setting register. (%rd: not used)ld.cw%rd, imm7imm7[6:0] is written to the mode setting register. (%rd: not used)

6	4	3		0
Output mode setting value	e		Operation mode setting value	

Figure 23.2.1 Mode Setting Register

Setting value (D[6:4])	Output mode	Setting value (D[3:0])	Operation mode
0x0	16 low-order bits output mode	0x0	Initialize mode 0
	The low-order 16 bits of operation results		Clears the operation result register to 0x0.
	can be read as the coprocessor output.		
0x1	16 high-order bits output mode	0x1	Initialize mode 1
	The high-order 16 bits of operation results		Loads the 16-bit augend into the low-order
	can be read as the coprocessor output.		16 bits of the operation result register.
0x2–0x7	Reserved	0x2	Initialize mode 2
			Loads the 32-bit augend into the operation
			result register.
		0x3	Operation result read mode
			Outputs the data in the operation result reg-
			ister without computation.
		0x4	Unsigned multiplication mode
			Performs unsigned multiplication.
		0x5	Signed multiplication mode
			Performs signed multiplication.
		0x6	Reserved
		0x7	Signed MAC mode
			Performs signed MAC operation.
		0x8	Unsigned division mode
			Performs unsigned division.
		0x9	Signed division mode
			Performs signed division.
		0xa–0xf	Reserved

Table 23.2.1 Mode Settings

# 23.3 Multiplication

The multiplication function performs "A (32 bits) = B (16 bits)  $\times$  C (16 bits)."

To perform a multiplication, set the operation mode to 0x4 (unsigned multiplication) or 0x5 (signed multiplication). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.




Figure 23.3.1 Data Path in Multiplication Mode

res: operation result register

Mode setting value	Ins	truction	Operations	Flags	Remarks
0x04	ld.ca	%rd,%rs	$res[31:0] \leftarrow \%rd \times \%rs$	$psr(CVZN) \leftarrow 0b0000$	The operation result register
or 0x05			%rd ← res[15:0]		keeps the operation result until
	(ext	imm9)	$res[31:0] \leftarrow \%rd \times imm7/16$		it is rewritten by other opera-
	ld.ca	%rd, <i>im</i> m7	%rd ← res[15:0]		tion.
0x14	ld.ca	%rd,%rs	$res[31:0] \leftarrow \%rd \times \%rs$		
or 0x15			%rd ← res[31:16]		
	(ext	imm9)	res[31:0] $\leftarrow$ %rd $\times$ <i>imm7/16</i>		
	ld.ca	%rd, <i>imm</i> 7	%rd ← res[31:16]		

Table 23 3 1	Operation in	Multiplication Mode
12016 23.3.1	Operation in	wulliplication would

Example:

r			
ld.cw	%r0,0x4	;	Sets the modes (unsigned multiplication mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ " and loads the 16 low-order bits of the result to $\%r0$ .
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

# 23.4 Division

The division function performs "B (16 bits) ÷ C (16 bits) = A (16 bits), residue D (16 bits)."

To perform a division, set the operation mode to 0x8 (unsigned division) or 0x9 (signed division). Then send the 16-bit dividend (B) and 16-bit divisor (C) to the multiplier/divider using a "ld.ca" instruction. The quotient and the residue will be stored in the low-order 16 bits and the high-order 16 bits of the operation result register, respectively. The 16-bit quotient or residue according to the output mode specification and the flag status will be returned to the CPU registers. Another 16-bit result should be read by setting the multiplier/divider into operation result read mode.




Figure 23.4.1 Data Path in Division Mode

Table 23.4.1	Operation	in	Division	Mode
--------------	-----------	----	----------	------

Mode setting value	Ins	truction	Operations	Flags	Remarks
0x08	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs	psr (CVZN) $\leftarrow$ 0b0000	The operation result register
or 0x09			%rd $\leftarrow$ res[15:0] (quotient)		keeps the operation result until
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		it is rewritten by other opera-
	ld.ca	%rd, <i>im</i> m7	%rd $\leftarrow$ res[15:0] (quotient)		tion.
0x018	ld.ca	%rd,%rs	res[31:0] ← %rd ÷ %rs		
or 0x19			%rd $\leftarrow$ res[31:16] (residue)		
	(ext	imm9)	res[31:0] ← %rd ÷ <i>imm7/16</i>		
	ld.ca	%rd,imm7	%rd $\leftarrow$ res[31:16] (residue)		

res: operation result register

#### 23 MULTIPLIER/DIVIDER (COPRO)

Example:

ld.cw	%r0,0x8	; Sets the modes (unsigned division mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	; Performs "res = $\%r0 \div \%r1$ " and loads the 16 low-order bits of the result (quotient) to $\%r0$ .
ld.cw	%r0,0x13	; Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	; Loads the 16 high-order bits of the result (residue) to %r1.

# 23.5 MAC

The MAC (multiplication and accumulation) function performs "A (32 bits) = B (16 bits)  $\times$  C (16 bits) + A (32 bits)."

Before performing a MAC operation, the initial value (A) must be set to the operation result register.

To clear the operation result register (A = 0), just set the operation mode to 0x0. It is not necessary to send 0x0 to the multiplier/divider with another instruction.

To load a 16-bit value or a 32-bit value to the operation result register, set the operation mode to 0x1 (16 bits) or 0x2 (32 bits), respectively. Then send the initial value to the multiplier/divider using a "ld.cf" instruction.




Figure 23.5.1 Data Path in Initialize Mode

Table 23.5.1	Initializing the	Operation	<b>Result Register</b>
--------------	------------------	-----------	------------------------

Mode setting value	Ins	struction	Operations	Remarks
0x0	-		res[31:0] ← 0x0	Setting the operating mode executes the initialization without sending data.
0x1	ld.cf	%rd,%rs	res[31:16] ← 0x0 res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i> ) %rd, <i>im</i> m7	res[31:16] ← 0x0 res[15:0] ← <i>imm7/16</i>	
0x2	ld.cf	%rd,%rs	res[31:16] ← %rd res[15:0] ← %rs	
	(ext ld.cf	<i>imm9</i> ) %rd, <i>imm</i> 7	res[31:16] ← %rd res[15:0] ← <i>imm7/16</i>	

res: operation result register

To perform a MAC operation, set the operation mode to 0x7 (signed MAC). Then send the 16-bit multiplicand (B) and 16-bit multiplier (C) to the multiplier/divider using a "ld.ca" instruction. The one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status will be returned to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode.

The overflow (V) flag in the PSR may be set to 1 according to the result. Other flags are set to 0.

When repeating the MAC operation without operation result read mode inserted, send multiplicand and multiplier data for number of required times. In this case it is not necessary to set the MAC mode every time.




Figure 23.5.2 Data Path in MAC Mode

Table 23.5.2	Operation	in I	MAC	Mode

.

Mode setting value	Instruction		Instruction Operations		Remarks
0x07	ld.ca	%rd,%rs		psr (CVZN) $\leftarrow$ 0b0100 if an overflow has oc-	The operation result register keeps the
	(ext ld.ca	<i>imm9</i> ) %rd, <i>imm</i> 7	res[31:0] ← %rd × <i>imm7/16</i> + res[31:0] %rd ← res[15:0]		operation result un- til it is rewritten by
0x17	ld.ca		res[31:0] ← %rd × %rs + res[31:0] %rd ← res[31:16]	Otherwise psr (CVZN) ← 0b0000	other operation.
	(ext ld.ca	<i>imm9</i> ) %rd, <i>imm</i> 7	res[31:0] ← %rd × <i>imm7/16</i> + res[31:0] %rd ← res[31:16]	-	

res: operation result register

#### Example:

ld.cw	%r0,0x7	;	Sets the modes (signed MAC mode and 16 low-order bits output mode).
ld.ca	%r0,%r1	;	Performs "res = $\%r0 \times \%r1$ + res" and loads the 16 low-order bits of the result to $\%r0$ .
ld.cw	%r0,0x13	;	Sets the modes (operation result read mode and 16 high-order bits output mode).
ld.ca	%r1,%r0	;	Loads the 16 high-order bits of the result to %r1.

#### Conditions to set the overflow (V) flag

An overflow occurs in a MAC operation and the overflow (V) flag is set to 1 when the signs of the multiplication result, operation result register value, and multiplication & accumulation result match the following conditions:

Mode setting value	Sign of multiplication result	Sign of operation result	Sign of multiplication & ac-							
wode setting value	Sign of multiplication result	register value	cumulation result							
0x07	0 (positive)	0 (positive)	1 (negative)							
0x07	1 (negative)	1 (negative)	0 (positive)							

Table 23.5.3 Conditions to Set the Overflow (V) Flag

An overflow occurs when a MAC operation performs addition of positive values and a negative value results, or it performs addition of negative values and a positive value results. The coprocessor holds the operation result when the overflow (V) flag is cleared.

### Conditions to clear the overflow (V) flag

The overflow (V) flag that has been set will be cleared when an overflow has not been occurred during execution of the "ld.ca" instruction for MAC operation or when the "ld.ca" or "ld.cf" instruction is executed in an operation mode other than operation result read mode.

# 23.6 Reading Operation Results

The "ld.ca" instruction cannot load a 32-bit operation result to a CPU register, so a multiplication or MAC operation returns the one-half (16 bits according to the output mode) result (A[15:0] or A[31:16]) and the flag status to the CPU registers. Another one-half should be read by setting the multiplier/divider into operation result read mode. The operation result register keeps the loaded operation result until it is rewritten by other operation.




Figure 23.6.1 Data Path in Operation Result Read Mode

Table 23.6.1	Operation in Operation Result Read Mode
--------------	---

Mode setting value	Instruction	Operations	Flags	Remarks
0x03	ld.ca %rd,%rs	%rd ← res[15:0]	$psr(CVZN) \leftarrow 0b0000$	This operation mode does not
	ld.ca %rd, <i>imm</i> 7	%rd ← res[15:0]		affect the operation result reg-
0x13	ld.ca %rd,%rs	%rd ← res[31:16]		ister.
	ld.ca %rd, <i>imm</i> 7	%rd ← res[31:16]		

res: operation result register

# 24 FSA [S1C17955/965]


Note: FSA is unavailable in the S1C17555/565.

FSA (Flexible Signal Processing Accelerator) is a general-purpose signal processing accelerator that allows programs to configure signal processing flexibly. It has an original instruction set with high code density that provides high-efficiency fixed-point DSP functions.

Since FSA loads programs and accesses data independently in contrast to coprocessors, a series of processing, such as FFT, FIR, and IIR filtering, can be executed without using the S1C17 Core power.

### Features of FSA

- Harvard architecture (instruction fetch  $\times$  1, data read  $\times$  2, data write  $\times$  1)
- Original instruction architecture with high code density. Multiple operations can be executed in parallel by one instruction.
- Single-cycle multiply and accumulation (Max.  $32 \times 32 + 72$  [bits]  $\rightarrow 72$  [bits])
- Loop control without overhead
- Conditional instruction execution and conditional loop break
- · Circular addressing and bit-reverse addressing
- Hardware saturation calculator
- · Auto rounding according to arithmetic right shift count
- Supports multi-channel memory access by multiple memory banks and a bus matrix. Realizes high throughput in the instruction bus and data input/output bus.





For more information on FSA, please contact a Seiko Epson sales representative.

# **25 Electrical Characteristics**

# 25.1 Absolute Maximum Ratings

				(Vss = 0V)
Item	Symbol	Condition	Rated value	Unit
Core power supply voltage	LVDD		-0.3 to 2.5 *3	V
Regulator input voltage	VIN *2		-0.3 to 7.0 *3	V
I/O power supply voltage	HVDD		-0.3 to 7.0	V
Analog power supply voltage	AVDD		-0.3 to 7.0	V
Flash programming voltage	VPP		8	V
Input voltage *1	Vi		-0.3 to 7.0	V
Output voltage *1	Vo		-0.3 to 7.0	V
High level output current	Іон	1 pin	-10	mA
		Total of all pins	-20	mA
Low level output current	lo∟	1 pin	10	mA
		Total of all pins	20	mA
Storage temperature	Tstg		-65 to 125	°C

\*1 The rated values of the OSC\* pins are the same as those of the core power supply voltage.

\*2 VINA, VINL, VINP

\*3 HVDD ≥ LVDD

# 25.2 Recommended Operating Conditions

#### S1C17555/955

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Core power supply voltage	LVdd		1.65	1.80	1.95	V
I/O power supply voltage	HVdd		1.65	-	3.60	V
Flash programming voltage	Vpp		7.30	7.50	7.70	V
VPP regulator input voltage	VINP	VPP regulator output voltage = 7.5V	2.40	-	3.60	V
Input voltage (oscillation input pin)	LVi	OSC1	Vss	-	LVdd	V
Input voltage	ΗVι	Pxx, #RESET	Vss	-	3.60	V
Operating frequency	fosc1	Crystal oscillation	-	32.768	-	kHz
Ambient temperature	Та	During normal operation (Flash read only)	-40	-	85	°C
		During Flash programming	10	-	40	°C

#### S1C17565/965

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Core power supply voltage	LVdd	When the regulator is not used	1.65	1.80	1.95	V
LVDD regulator input voltage	VINL	REGEN = VINL	2.0	-	3.60	<
I/O power supply voltage	HVdd		1.65	-	3.60	V
Analog power supply voltage	AVdd		2.70	-	3.60	V
AVDD regulator input voltage	VINA	AVDD regulator output voltage = 2.8V	3.10	-	3.60	V
Flash programming voltage	Vpp		7.30	7.50	7.70	V
VPP regulator input voltage	VINP	VPP regulator output voltage = 7.5V	2.40	-	3.60	V
Input voltage (oscillation input pin)	LVi	OSC1, OSC3	Vss	-	LVdd	V
Input voltage	ΗVι	Pxx, #RESET	Vss	-	3.60	V
Operating frequency	fosc3	Crystal/ceramic oscillation	0.2	-	24	MHz
	fosc1	Crystal oscillation	-	0         -         3.60           0         7.50         7.70           0         -         3.60           3         -         LVDD           3         -         3.60           -         3.60         -           3         -         24           32.768         -	kHz	
Ambient temperature	Та	During normal operation (Flash read only)	-40	-	85	°C
		During Flash programming	10	-	40	°C

# 25.3 Current Consumption

Unless otherwise specified: LVDD = 1.8V, HVDD = VINL = AVDD = VINA = VINP = 3.6V, VSS = 0V, Ta = 25°C, PCKEN[1:0] = 0x3 (ON), RDWAIT[1:0] = 0x1 (no wait), CCLKGR[1:0] = 0x0 (gear ratio 1/1), regulator not used

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Current consumption in SLEEP mode	ISLP	OSC1 = OFF, IOSC = OFF, OSC3 = OFF	-	1.0	8.2	μΑ
Current consumption in HALT mode	IHALT1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x0 (OFF)	-	2.9	8.7	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF	-	4.5	10.6	μA
	Ihalt2 *2	OSC1 = 32kHz, IOSC = OFF, OSC3 = 8MHz (ceramic)	-	560	650	μA
		OSC1 = 32kHz, IOSC = OFF, OSC3 = 24MHz (ceramic)	-	1700	2000	μA
	<b>IHALT3</b>	OSC1 = 32kHz, IOSC = 12MHz, OSC3 = OFF	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	μA		
Current consumption	IEXE1	OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CPU = OSC1	-	15	21	μA
in RUN mode *1		OSC1 = 32kHz, IOSC = OFF, OSC3 = OFF, CCLKGR[1:0] = 0x2 (gear ratio 1/4), CPU = OSC1	-	9	14	μA
	IEXE2 *2	OSC1 = OFF, IOSC = OFF, OSC3 = 1MHz (ceramic), CPU = OSC3	-	400	510	μA
		OSC1 = OFF, IOSC = OFF, OSC3 = 8MHz (ceramic), CPU = OSC3	-	2600	3400	μA
		OSC1 = OFF, IOSC = OFF, OSC3 = 24MHz (ceramic), CPU = OSC3, RDWAIT[1:0] = 0x3 (2 wait cycles)	-	4800	6100	μA
		OSC1 = OFF, IOSC = OFF, OSC3 = 8MHz (ceramic), CCLKGR[1:0] = 0x2 (gear ratio 1/4), CPU = OSC3	-	1350	1750	μA
	IEXE3	OSC1 = OFF, IOSC = 2MHz, OSC3 = OFF, CPU = IOSC	-	800	1100	μA
		OSC1 = OFF, IOSC = 12MHz, OSC3 = OFF, CPU = IOSC	-	3500	4600	μA
FSA operating current *3	IEXEF	When an FFT computation is performed	-	270	350	µA/MHz

\*1 The values of current consumption during execution were measured when a test program consisting of 60.5% ALU instructions, 17% branch instructions, 12% memory read instructions, and 10.5% memory write instructions was executed continuously in the Flash memory.

\*2 S1C17565/965

\*3 This current value will be added to the current consumption in Halt/Run mode. This is current consumption per 1MHz of the FSA operating frequency. Therfore, multiply by the operating frequency (MHz) to determine the actual value (S1C17955/965).


#### Current consumption-temperature characteristic in HALT mode (OSC1 operation)

OSC1 = 32.768kHz, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x0 (OFF), CCLKGR[1:0] = 0x0 (1/1), Typ. value

12 10 8 HALT1 [µA] 6 4 2 0 -25 0 25 50 75 100 -50 Ta [°C]


# Current consumption-temperature characteristic during execution with OSC1

OSC1 = 32.768kHz, IOSC = OFF, OSC3 = OFF, PCKEN[1:0] = 0x3 (ON), CCLKGR[1:0] = 0x0 (1/1), RDWAIT[1:0] = 0x1 (no wait), Typ. value



#### Current consumption-temperature characteristic during execution with OSC3 [S1C17565/965]

OSC1 = 32.768kHz, IOSC = OFF, OSC3 = 24MHz (ceramic), PCKEN[1:0] = 0x3 (ON), CCLKGR[1:0] = 0x0 (1/1), RDWAIT[1:0] = 0x3 (2 wait cycles), Typ. value



#### Flash read cycle current consumption-frequency characteristic during execution with OSC3 [S1C17565/965]

OSC1 = 32.768kHz, IOSC = OFF, OSC3 = 24MHz (ceramic), PCKEN[1:0] = 0x3 (ON), CCLKGR[1:0] = 0x0 (1/1), Ta = 25°C, Typ. value

RDWAIT[1:0] = 0x1

RDWAIT[1:0] = 0x2

15

6000

5000

4000

3000

2000

1000


0

0

lexe2 [µA]


#### Current consumption-temperature characteristic during execution with IOSC

OSC1 = 32.768kHz, IOSC = 12MHz, OSC3 = OFF, PCKEN[1:0] = 0x3 (ON), CCLKGR[1:0] = 0x0 (1/1), RDWAIT[1:0] = 0x1 (no wait), Typ. value



#### Clock gear current consumption-frequency characteristic during execution with OSC3 [S1C17565/965]

OSC1 = 32.768kHz, IOSC = OFF, OSC3 = ON. PCKEN[1:0] = 0x3 (ON), RDWAIT[1:0] = 0x1 (no wait), Ta = 25°C, Typ. value



# 25.4 Oscillation Characteristics

fosc3 [MHz]

10

Oscillation characteristics change depending on conditions (board pattern, components used, etc.). Use the following characteristics as reference values.

#### OSC1 crystal oscillation

5

Unless otherwise specified: LVDD = 1.65 to 1.95V, Vss = 0V, Ta = 25°C, Cg1 = CD1 = 10pF external, Rf1 = 10MΩ external

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time *1 *2	tsta		-	-	3	S

\*1 Crystal resonator = MC-146: manufactured by Seiko Epson (R1 =  $65k\Omega$  Max., CL = 12.5pF)

\*2 The oscillation start time varies according to the crystal resonator used and the CG1 and CD1 values.

20

#### OSC3 crystal oscillation [S1C17565/965]

Unless otherwise specified: LVDD = 1.65 to 1.95V, Vss = 0V, Ta = 25°C, CG3 = CD3 = 8pF external, Rr3 = 1MΩ external

		· · · · · · · · · · · · · · · · · · ·				
Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time *1 *2	tsta		-	-	20	ms

#### 25 ELECTRICAL CHARACTERISTICS

- \*1 Crystal resonator = MA-406: manufactured by Seiko Epson (R1 = 150Ω Max., CL = 10pF)
- \*2 The oscillation start time varies according to the crystal resonator used and the CG3 and CD3 values.

#### OSC3 ceramic oscillation [S1C17565/965]

Unless otherwise specified: LVDD = 1.65 to 1.95V, Vss = 0V, Ta = 25°C, Rr3 = 1M\Omega external

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time *1 *2	tsta		-	-	1	ms

\*1 Ceramic resonator = CSTCG24M0V51: manufactured by Murata Manufacturing Co., Ltd. (CG3 = CD3 = 5pF built-in)

\*2 The oscillation start time varies according to the ceramic resonator used and the CG3 and CD3 values.


#### **IOSC** oscillation

Unless otherwise specified: LVDD = 1.8V, Vss = 0V, Ta =  $25^{\circ}C$ 

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Oscillation start time	tsta		-	-	5	μs
Oscillation frequency	fiosc	IOSCSEL[1:0] = 0x3	1.86	2	2.14	MHz
		IOSCSEL[1:0] = 0x2	3.76	4	4.24	MHz
		IOSCSEL[1:0] = 0x0	6.8	8	9.2	MHz
		IOSCSEL[1:0] = 0x1	11.4	12	12.6	MHz


### IOSC oscillation frequency-temperature

characteristic




#### IOSC oscillation frequency-voltage characteristic

Typ. value



# 25.5 External Clock Input Characteristics

### OSC1, OSC3




Unless otherwise specified: LVDD = 1.65 to 1.95V, Vss = 0V, ViH = 0.8LVDD, ViL = 0.2LVDD, Ta = -40 to  $85^{\circ}$ C

Item	Symbol	Min.	Тур.	Max.	Unit
OSC1 input High pulse width	tosc1H	14	-	-	μs
OSC1 input Low pulse width	tOSC1L	14	-	-	μs
OSC1 input rise time	tCR1	_	-	200	ns
OSC1 input fall time	tCF1	-	-	200	ns
OSC3 input High pulse width *1	toscзн	21	-	-	ns
OSC3 input Low pulse width *1	tosc3L	21	-	-	ns
OSC3 input rise time *1	tCR3	-	-	10	ns
OSC3 input fall time *1	tCF3	-	-	10	ns

\*1 S1C17565/965

#### EXCL, MSCLK, SCLK



Unless otherwise specified: HVDD = 1.65 to 3.6V, Vss = 0V, VIH = 0.8HVDD, VIL = 0.2HVDD, Ta = -40 to 85°C

Item	Symbol	Min.	Тур.	Max.	Unit
EXCLx/MSCLK input High pulse width	<b>t</b> ECH	21	-	-	ns
EXCLx/MSCLK input Low pulse width	<b>t</b> ECL	21	-	-	ns
UART transfer rate	Ru	-	-	960000	bps
UART transfer rate (IrDA mode)	RUIrDA	-	-	115200	bps
Input rise time	tCR	-	-	80	ns
Input fall time	tCF	-	-	80	ns

# 25.6 System Clock Characteristics

Unless otherwise specified: LVDD = 1.65 to 1.95V, Vss = 0V, Ta = -40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
System clock frequency	fsysclk	RDWAIT[1:0] = 0x1	-	-	13.5	MHz
		RDWAIT[1:0] = 0x2	-	-	22.5	MHz
		RDWAIT[1:0] = 0x3	-	-	24	MHz

# 25.7 Input/Output Pin Characteristics

#### **Common characteristics**

Unless otherwise specified: HVDD = 1.65 to 3.6V, LVDD = 1.65 to 1.95V, Vss = 0V, Ta = -40 to 85°C

Item	Symbol Condition		Min.	Тур.	Max.	Unit
Pin capacitance	CIN	f = 1MHz, HVDD = 0V	-	-	8	pF
Reset low pulse width	tsr	VIH = 0.8HVDD, $VIL = 0.2HVDD$	100	-	-	μs
Input leakage current	lu -	P <i>xx</i> , #RESET	-100	-	100	nA

Unless otherwise specified: HVDD = LVDD = 1.65 to 1.95V, Vss = 0V, Ta = -40 to 85°C

Item	Symbol	ol Condition		Тур.	Max.	Unit
High level output current	Іон	VOH = HVDD - 0.4V, HVDD = Min.	-	-	-0.4	mA
Low level output current	Iol	Vol = 0.4V, HVDD = Min.	0.4	-	-	mA
Positive trigger voltage	VT+	LVCMOS Schmitt	0.66	-	1.36	V
Negative trigger voltage	VT-	LVCMOS Schmitt	0.42	-	1.07	V
Hysteresis voltage	ΔV	LVCMOS Schmitt	0.17	-	-	V
Pull-up resistance	Rpu	Type 1, VI = 0V	120	300	1200	kΩ


Unless otherwise specified: HVDD = 2.2 to 2.6V, LVDD = 1.65 to 1.95V, Vss = 0V, Ta = -40 to 85°C

Item	Symbol	Symbol Condition		Тур.	Max.	Unit
High level output current	Іон	Voн = HVdd - 0.4V, HVdd = Min.	-	-	-0.8	mA
Low level output current	IOL	Vol = 0.4V, HVDD = Min.	0.8	-	-	mA
Positive trigger voltage	VT+	LVCMOS Schmitt	0.88	-	1.82	V
Negative trigger voltage	VT-	LVCMOS Schmitt	0.55	-	1.43	V
Hysteresis voltage	ΔV	LVCMOS Schmitt	0.22	-	-	V
Pull-up resistance	RPU	Type 1, VI = 0V	60	150	450	kΩ


#### Unless otherwise specified: HVDD = 3.0 to 3.6V, LVDD = 1.65 to 1.95V, Vss = 0V, Ta = -40 to $85^{\circ}C$

Item	Symbol	nbol Condition		Тур.	Max.	Unit
High level output current	Іон	IOH VOH = HVDD - 0.4V, HVDD = Min.		-	-1.4	mA
Low level output current	lo∟	VOL = 0.4V, HVDD = Min.	1.4	-	-	mA
Positive trigger voltage	Vt+	LVCMOS Schmitt	1.2	-	2.52	V
Negative trigger voltage	Vt-	LVCMOS Schmitt	0.75	-	1.98	V
Hysteresis voltage	ΔV	LVCMOS Schmitt	0.3	-	-	V
Pull-up resistance	Rpu	Type 1, VI = 0V	32	80	224	kΩ


Schmitt input threshold voltage



#### **Reset pulse**



# 25.8 SPI/SPI16 Characteristics



#### Master mode

Unless otherwise specified: HVDD = 1.65 to 3.6V, Vss = 0V, Ta = -40 to  $85^{\circ}C$ 


Item	Symbol	Min.	Тур.	Max.	Unit
SPICLKx cycle time	tspck	250	-	-	ns
SDIx setup time	tsps	70	-	-	ns
SDIx hold time	tsdh	10	-	-	ns
SDOx output delay time	tsdo	-	-	20	ns

#### Slave mode

Unless otherwise specified: HVDD = 1.65 to 3.6V, Vss = 0V, Ta = -40 to  $85^{\circ}C$ 

Item	Symbol	Min.	Тур.	Max.	Unit
SPICLKx cycle time	tspck	250	-	-	ns
SDIx setup time	tsps	10	-	-	ns
SDIx hold time	tsdh	10	-	-	ns
SDOx output delay time	tsdo	-	-	80	ns

# 25.9 I<sup>2</sup>C Characteristics



Unless otherwise specified: HVDD = 1.65 to 3.6V, Vss = 0V, Ta = -40 to 85°C

Item	Symbol	Min.	Тур.	Max.	Unit
SCL cycle time	tscL	2500	-	-	ns
Start condition hold time	tsтн	1/fsys	-	-	ns
Data output delay time	tsdd	1/fsys	-	-	ns
Stop condition hold time	tspн	1/fsys	-	-	ns

\* fsys: System operating clock frequency

# 25.10 12-bit A/D Converter Characteristics [S1C17565/965]

#### **DC** characteristics

Unless otherwise specified: LVDD = 1.65 to 1.95V, AVDD = 2.7 to 3.6V, Vss = 0V, Ta = -40 to  $85^{\circ}$ C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Input pin leakage current	L	VIN = AVss or AVDD	-5	-	5	μA
Dynamic current consumption 1 (VINA power supply)	IDD	When the AVDD regulator is used ADC12CLK = 2MHz, measurement of	_	90	-	μA
Dynamic current consumption 2 (AVDD power supply)	IDDA	1ksps × 6ch. When the AVDD regulator is not used ADC12CLK = 2MHz, measurement of 1ksps × 6ch.	-	30		μA
Input pin capacitance	CIN	Pins : AIN3 to AIN8	-	-	30	pF
AVDD regulator output voltage	VAREG	Ta = 25°C	2.79	2.8	2.81	V
AVDD regulator output temperature coefficient	TCREG	Ta = -40 to 85°C	-	50	200	ppm/°C

#### Analog characteristics

Unless otherwise specified: LVDD = 1.65 to 1.95V, AVDD = 2.7 to 3.6V, Vss = 0V, Ta = -40 to 85°C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
A/D resolution	-		-	12	-	bit
A/D conversion clock frequency	fadc12CLK		250	-	2000	kHz
Integral nonlinearity error	EINL		-	-	±3	LSB
Differential nonlinearity error	Ednl		-	-	±3	LSB
Full-scale error	EFS		-8	-	8	mV
Zero-scale error	Ezs		-8	-	8	mV

# 25.11 Regulator Characteristics

#### **Regulator current consumption**

Unless otherwise specified: Ta = 25°C, No load

Item	Symbol	Con	Min.	Тур.	Max.	Unit	
LVDD regulator current consumption	ILREG1	Economy mode	VINL = 2.0 to 3.6V	-	0.5	0.8	μA
[S1C17565/965]	ILREG2	Normal mode	VINL = 2.0 to 3.6V	-	22	33	μA
VPP regulator current consumption	IVREG	Internal load (2mA)	VINP = 2.4 to 3.6V	-	8	-	mA

#### **Regulator output characteristics**

Unless otherwise specified: Ta = -40 to 85°C, No load connected, Input voltage = within the range of the recommended operating condition

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
LVDD regulator output voltage	VLREG		1.65	1.8	1.95	V
[S1C17565/965]						
VPP regulator output voltage	<b>V</b> VREG	Ta = 10 to 40°C	7.3	7.5	7.7	V

# 25.12 Flash Memory Characteristics

Unless otherwise specified: LVDD = 1.65 to 1.95V, VPP = 7.5V, VSS = 0V, Ta = 10 to 40°C


Item	Symbol	Condition		Min. Typ.		Unit
Erase/program count *1	CFEP	Programmed data is guaranteed to be retained	40 * <sup>2</sup>	-	-	times
		for 10 years.				

\*1 Assumed that Erasing + Programming as count of 1. The count includes programming in the factory.


\*2 Applied only when FLS V1.0 or later is used.


# 26 Basic External Connection Diagram

#### S1C17555/955 (when the regulator is not used)




#### S1C17555/955 (when the regulator is used)





#### S1C17565/965 (when the regulators are not used)



#### S1C17565/965 (when the regulators are used)

Symbol	Name	Recommended value	Withstand voltage condition
X'tal1	Crystal resonator	32.768 kHz	
CG1 *1	Gate capacitor	5 to 25 pF	
CD1 *1	Drain capacitor	5 to 25 pF	
Rf1	Feedback resistor	10 MΩ	
X'tal3	Crystal resonator	0.2 to 24 MHz	
Ceramic	Ceramic resonator	0.2 to 24 MHz	
Ссз *1, 2	Gate capacitor	10 to 30 pF	
Срз *1, 2	Drain capacitor	10 to 30 pF	
Rfз	Feedback resistor	1 MΩ	
Ci1	Capacitor between VINP and Vss	10 µF	
Ci2	Capacitor between VINP and Vss	0.1 µF	
Cf1	Capacitor between C1P and C1N	0.22 µF	6.3 V
Cf2	Capacitor between C2P and C2N	0.22 µF	6.3 V
C01	Capacitor between C1H and Vss	0.22 µF	10 V
CO2	Capacitor between VPP and Vss	0.22 µF	10 V
Сіз	Capacitor between VINA and Vss	1.0–10 μF	
Соз	Capacitor between AVDD and Vss	0.1–10 μF	
Ci4	Capacitor between VINL and Vss	1.0–10 μF	
C04	Capacitor between LVDD and Vss	0.1–1.0 µF	
СР	Capacitor for power supply	3.3 µF	
Cres	Capacitor for #RESET pin	0.47 µF	
R1	Pull-up resistor for #RESET pin	10 kΩ	
R2	Pull-up resistor for DSIO pin	10 kΩ	
Cdsio	Capacitor between DSIO and Vss	200 pF	

### **Recommended values for external parts**

\*1 The capacitances listed above include stray capacitance of the board. Please contact the resonator manufacturer for an optimum capacitance.


\*2 There are ceramic resonators with built-in capacitance available.

**Note**: The values in the above table are shown only for reference and not guaranteed. Component values should be determined after evaluating the actual operation.


# 27 Package

## WCSP-48 package (S1C17555/955)

### Top View




#### **Bottom View**



Symbol	Dimens	sion in Milli	meters		
Symbol	Min	Nom	Max		
D	-	- 3.863			
E	-	3.863	-		
Α	-	_	0.810		
A1	-	0.260	-		
A2	_	_	_		
<b>e</b> 1	-	0.500	-		
<b>e</b> 2	_	0.500	_		
b	0.270	0.300	0.330		
Х	-	-	0.08		
У	_	_	0.05		
ZD	-	0.432	-		
ZE	-	0.432	-		

## TQFP13-64pin package (S1C17565/965)

(Unit: mm)



# **Appendix A** List of I/O Registers

## Internal peripheral circuit area (0x4000-0x6fff)

Peripheral	Address		Register name	Function
MISC register (8-bit device)	0x4020	MISC_PSC	Prescaler Control Register	Enables peripheral operations in debug mode (PCLK).
UART	0x4100	UART_ST0	UART Ch.0 Status Register	Indicates transfer, buffer and error statuses.
(with IrDA)	0x4101	UART_TXD0	UART Ch.0 Transmit Data Register	Transmit data
Ch.0	0x4102	UART_RXD0	UART Ch.0 Receive Data Register	Receive data
(8-bit device)	0x4103	UART_MOD0	UART Ch.0 Mode Register	Sets transfer data format.
	0x4104	UART_CTL0	UART Ch.0 Control Register	Controls data transfer.
	0x4105	UART_EXP0	UART Ch.0 Expansion Register	Sets IrDA mode.
	0x4106	UART_BR0	UART Ch.0 Baud Rate Register	Sets baud rate.
	0x4107	UART_FMD0	UART Ch.0 Fine Mode Register	Sets fine mode.
UART	0x4120	UART_ST1	UART Ch.1 Status Register	Indicates transfer, buffer and error statuses.
(with IrDA)	0x4121	UART_TXD1	UART Ch.1 Transmit Data Register	Transmit data
Ch.1	0x4122	UART_RXD1	UART Ch.1 Receive Data Register	Receive data
(8-bit device)	0x4123	UART_MOD1	UART Ch.1 Mode Register	Sets transfer data format.
S1C17565/965	0x4124	UART_CTL1	UART Ch.1 Control Register	Controls data transfer.
	0x4125	UART_EXP1	UART Ch.1 Expansion Register	Sets IrDA mode.
	0x4126	UART BR1	UART Ch.1 Baud Rate Register	Sets baud rate.
	0x4127	UART FMD1	UART Ch.1 Fine Mode Register	Sets fine mode.
Fine mode	0x4200	T16F_CLK0	T16F Ch.0 Count Clock Select Register	Selects a count clock.
16-bit timer	0x4202	T16F_TR0	T16F Ch.0 Reload Data Register	Sets reload data.
Ch.0	0x4202	T16F_TC0	T16F Ch.0 Counter Data Register	Counter data
(16-bit device)				
	0x4206	T16F_CTL0	T16F Ch.0 Control Register	Sets the timer mode and starts/stops the time
10 1.11 1.1.1	0x4208	T16F_INT0	T16F Ch.0 Interrupt Control Register	Controls the interrupt.
16-bit timer Ch.0	0x4220	T16_CLK0	T16 Ch.0 Count Clock Select Register	Selects a count clock.
(16-bit device)	0x4222	T16_TR0	T16 Ch.0 Reload Data Register	Sets reload data.
	0x4224	T16_TC0	T16 Ch.0 Counter Data Register	Counter data
	0x4226	T16_CTL0	T16 Ch.0 Control Register	Sets the timer mode and starts/stops the time
	0x4228	T16_INT0	T16 Ch.0 Interrupt Control Register	Controls the interrupt.
16-bit timer	0x4240	T16_CLK1	T16 Ch.1 Count Clock Select Register	Selects a count clock.
Ch.1	0x4242	T16_TR1	T16 Ch.1 Reload Data Register	Sets reload data.
(16-bit device)	0x4244	T16_TC1	T16 Ch.1 Counter Data Register	Counter data
	0x4246	T16_CTL1	T16 Ch.1 Control Register	Sets the timer mode and starts/stops the time
	0x4248	T16_INT1	T16 Ch.1 Interrupt Control Register	Controls the interrupt.
16-bit timer	0x4260	T16_CLK2	T16 Ch.2 Count Clock Select Register	Selects a count clock.
Ch.2	0x4262	T16_TR2	T16 Ch.2 Reload Data Register	Sets reload data.
(16-bit device)	0x4264	T16_TC2	T16 Ch.2 Counter Data Register	Counter data
	0x4266	T16_CTL2	T16 Ch.2 Control Register	Sets the timer mode and starts/stops the time
	0x4268	T16_INT2	T16 Ch.2 Interrupt Control Register	Controls the interrupt.
Fine mode	0x4280	T16F_CLK1	T16F Ch.1 Count Clock Select Register	Selects a count clock.
16-bit timer	0x4282	T16F_TR1	T16F Ch.1 Reload Data Register	Sets reload data.
Ch.1	0x4284	T16F_TC1	T16F Ch.1 Counter Data Register	Counter data
(16-bit device)	0x4286	T16F_CTL1	T16F Ch.1 Control Register	Sets the timer mode and starts/stops the time
	0x4288	T16F_INT1	T16F Ch.1 Interrupt Control Register	Controls the interrupt.
Interrupt	0x4306	ITC_LV0	Interrupt Level Setup Register 0	Sets the P0 and P1 interrupt levels.
controller	0x4308	ITC_LV1	Interrupt Level Setup Register 1	Sets the SWT and CT interrupt levels.
(16-bit device)	0x430a	ITC_LV2	Interrupt Level Setup Register 2	Sets the T16A2 Ch.2 interrupt level.
	0x430c	ITC_LV3	Interrupt Level Setup Register 3	Sets the SPI16 and T16A2 Ch.0 interrupt levels.
	0x430e	ITC_LV4	Interrupt Level Setup Register 4	Sets the T16F Ch.0 & Ch.1 and T16 Ch.0 interrupt levels.
	0x4310	ITC_LV5	Interrupt Level Setup Register 5	Sets the T16 Ch.1 and T16 Ch.2/T16A2 Ch.3 interrupt levels.
	0x4312	ITC_LV6	Interrupt Level Setup Register 6	Sets the UART Ch.0 and Ch.1 interrupt levels.
	0x4314	ITC_LV7	Interrupt Level Setup Register 7	Sets the SPI Ch.0 and I2CM interrupt levels.
	0x4316	ITC_LV8	Interrupt Level Setup Register 8	Sets the REMC/SPI Ch.1 and T16A2 Ch.1 interrupt levels.
	0x4318	ITC_LV9	Interrupt Level Setup Register 9	Sets the ADC12SA2 and FSA (IRQ1) interrup levels.
	0x431a	ITC_LV10	Interrupt Level Setup Register 10	Sets the P2 interrupt level.
	0x431c	ITC_LV11	Interrupt Level Setup Register 11	Sets the I2CS and FSA (IRQ0) interrupt levels.

#### APPENDIX A LIST OF I/O REGISTERS

Peripheral	Address		Register name	Function
	0x4320	SPI_ST0	SPI Ch.0 Status Register	Indicates transfer and buffer statuses.
(16-bit device)	0x4322	SPI_TXD0	SPI Ch.0 Transmit Data Register	Transmit data
	0x4324	SPI_RXD0	SPI Ch.0 Receive Data Register	Receive data
	0x4326	SPI_CTL0	SPI Ch.0 Control Register	Sets the SPI mode and enables data transfe
I <sup>2</sup> C master	0x4340	I2CM_EN	I <sup>2</sup> C Master Enable Register	Enables the I <sup>2</sup> C master module.
(16-bit device)	0x4342	I2CM_CTL	I <sup>2</sup> C Master Control Register	Controls the I <sup>2</sup> C master operation and
				indicates transfer status.
	0x4344	I2CM_DAT	I <sup>2</sup> C Master Data Register	Transmit/receive data
	0x4346	I2CM_ICTL	I <sup>2</sup> C Master Interrupt Control Register	Controls the I <sup>2</sup> C master interrupt.
I <sup>2</sup> C slave	0x4360	I2CS_TRNS	I <sup>2</sup> C Slave Transmit Data Register	I <sup>2</sup> C slave transmit data
(16-bit device)	0x4362	I2CS_RECV	I <sup>2</sup> C Slave Receive Data Register	I <sup>2</sup> C slave receive data
(10 51 401.00)	0x4364	I2CS_RECV	I <sup>2</sup> C Slave Address Setup Register	Sets the I <sup>2</sup> C slave address.
				Controls the I <sup>2</sup> C slave module.
	0x4366	I2CS_CTL		
	0x4368	I2CS_STAT	I <sup>2</sup> C Slave Status Register	Indicates the I <sup>2</sup> C bus status.
	0x436a	I2CS_ASTAT	I <sup>2</sup> C Slave Access Status Register	Indicates the I <sup>2</sup> C slave access status.
	0x436c	I2CS_ICTL	I <sup>2</sup> C Slave Interrupt Control Register	Controls the I <sup>2</sup> C slave interrupt.
	0x4380	SPI_ST1	SPI Ch.1 Status Register	Indicates transfer and buffer statuses.
(16-bit device)	0x4382	SPI_TXD1	SPI Ch.1 Transmit Data Register	Transmit data
	0x4384	SPI_RXD1	SPI Ch.1 Receive Data Register	Receive data
	0x4386	SPI_CTL1	SPI Ch.1 Control Register	Sets the SPI mode and enables data transfe
Clock timer	0x5000	CT_CTL	Clock Timer Control Register	Resets and starts/stops the timer.
(8-bit device)	0x5001	CT_CNT	Clock Timer Counter Register	Counter data
	0x5002	CT IMSK	Clock Timer Interrupt Mask Register	Enables/disables interrupt.
	0x5002	CT_IFLG	Clock Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Stopwatch	0x5020	SWT_CTL	Stopwatch Timer Control Register	Resets and starts/stops the timer.
timer	0x5020	SWT_BCNT	Stopwatch Timer BCD Counter Register	BCD counter data
(8-bit device)	0x5021	SWT_BONT	Stopwatch Timer Interrupt Mask Register	Enables/disables interrupt.
(,				
	0x5023	SWT_IFLG	Stopwatch Timer Interrupt Flag Register	Indicates/resets interrupt occurrence status.
Watchdog timer		WDT_CTL	Watchdog Timer Control Register	Resets and starts/stops the timer.
(8-bit device)	0x5041	WDT_ST	Watchdog Timer Status Register	Sets the timer mode and indicates NMI statu
Clock generator	0x5060	CLG_SRC	Clock Source Select Register	Selects the clock source.
(8-bit device)	0x5061	CLG_CTL	Oscillation Control Register	Controls oscillation.
(71040	0x5062	CLG_NFEN	Noise Filter Enable Register	Turns oscillation stabilization wait circuit/
(T16A2, UART, WDT,				noise filter on/off.
ADC12SA2)	0x5064	CLG_FOUTA	FOUTA Control Register	Controls FOUTA clock output.
AD0120A2)	0x5065	CLG_FOUTB	FOUTB Control Register	Controls FOUTB clock output.
	0x5068	T16A_CLK0	T16A2 Clock Control Register Ch.0	Controls the T16A2 Ch.0 clock.
	0x5069	T16A_CLK1	T16A2 Clock Control Register Ch.1	Controls the T16A2 Ch.1 clock.
	0x506a	T16A_CLK2	T16A2 Clock Control Register Ch.2	Controls the T16A2 Ch.2 clock.
	0x506b	T16A_CLK3	T16A2 Clock Control Register Ch.3	Controls the T16A2 Ch.3 clock.
	0x506c	UART_CLK0	UART Ch.0 Clock Control Register	Selects the baud rate generator clock.
	0x506d	UART_CLK1	UART Ch.1 Clock Control Register	Selects the baud rate generator clock.
	0x506e	CLG_IOSC	IOSC Control Register	Configures IOSC oscillation frequency.
	0x5070		-	
		WDT_CLK	WDT Clock Control Register	Controls the WDT clock.
	0x5071	ADC12_CLK	ADC12SA2 Clock Control Register	Controls the ADC12SA2 clock.
	0x5080	CLG_PCLK	PCLK and FSA Clock Control Register	Controls the PCLK and FSA clock supply.
	0x5081	CLG_CCLK	CCLK Control Register	Configures the CCLK division ratio.
Power generator (8-bit device)	0x5121	VD1_CTL	VD1 Control Register	Controls the regulator operation mode.
P port &	0x5200	P0_IN	P0 Port Input Data Register	P0 port input data
port MUX	0x5200 0x5201	P0_IN P0_OUT	· · ·	
(8-bit device)			P0 Port Output Data Register	P0 port output data
	0x5202	P0_OEN	P0 Port Output Enable Register	Enables P0 port outputs.
	0x5203	P0_PU	P0 Port Pull-up Control Register	Controls the P0 port pull-up resistor.
	0x5205	P0_IMSK	P0 Port Interrupt Mask Register	Enables P0 port interrupts.
	0x5206	P0_EDGE	P0 Port Interrupt Edge Select Register	Selects the signal edge for generating P0 port interrupts.
	0x5207	P0_IFLG	P0 Port Interrupt Flag Register	Indicates/resets the P0 port interrupt occur- rence status.
	0x5208	P0_CHAT	P0 Port Chattering Filter Control Register	Controls the P0 port chattering filter.
	0x5209	P0_KRST	P0 Port Key-Entry Reset Configuration Register	Configures the P0 port key-entry reset function
	0x520a	P0_IEN	P0 Port Input Enable Register	Enables P0 port inputs.
	0x5210	P1_IN	P1 Port Input Data Register	P1 port input data
	0x5211	P1_OUT	P1 Port Output Data Register	P1 port output data
	0x5212	P1_OEN	P1 Port Output Enable Register	Enables P1 port outputs.
	07.0212			
	0v5213			
	0x5213	P1_PU	P1 Port Pull-up Control Register	Controls the P1 port pull-up resistor.
	0x5213 0x5215 0x5216	P1_PU P1_IMSK P1_EDGE	P1 Port Interrupt Mask Register P1 Port Interrupt Edge Select Register	Enables P1 port interrupts. Selects the signal edge for generating P1

Seiko Epson Corporation S1C17555/565/955/965 TECHNICAL MANUAL (Rev. 1.0)

Peripheral	Address		Register name	Function
P port &	0x5217	P1_IFLG	P1 Port Interrupt Flag Register	Indicates/resets the P1 port interrupt occur-
port MUX				rence status.
(8-bit device)	0x5218	P1_CHAT	P1 Port Chattering Filter Control Register	Controls the P1 port chattering filter.
	0x521a	P1_IEN	P1 Port Input Enable Register	Enables P1 port inputs.
	0x5220	P2_IN	P2 Port Input Data Register	P2 port input data
	0x5221	P2_OUT	P2 Port Output Data Register	P2 port output data
	0x5222	P2_OEN	P2 Output Enable Register	Enables P2 port outputs.
	0x5223	P2_PU	P2 Port Pull-up Control Register	Controls the P2 port pull-up resistor.
	0x5225	P2_IMSK	P2 Port Interrupt Mask Register	Enables P2 port interrupts.
	0x5226	P2_EDGE	P2 Port Interrupt Edge Select Register	Selects the signal edge for generating P2
	0x5227	P2_IFLG	P2 Port Interrupt Flag Register	port interrupts. Indicates/resets the P2 port interrupt occur- rence status.
	0x5228	P2_CHAT	P2 Port Chattering Filter Control Register	Controls the P2 port chattering filter.
	0x522a	P2_IEN	P2 Port Input Enable Register	Enables P2 port inputs.
	0x52a0	P00_03PMUX	P0[3:0] Port Function Select Register	Selects the P0[3:0] port functions.
	0x52a1	P04_07PMUX	P0[7:4] Port Function Select Register	Selects the P0[7:4] port functions.
	0x52a1	P10_13PMUX	P1[3:0] Port Function Select Register	Selects the P1[3:0] port functions.
	0x52a2	P14_17PMUX	P1[7:4] Port Function Select Register	Selects the P1[7:4] port functions.
	0x52a5			
		P20_23PMUX	P2[3:0] Port Function Select Register	Selects the P2[3:0] port functions.
MICO	0x52a5	P24_27PMUX	P2[7:4] Port Function Select Register	Selects the P2[7:4] port functions.
MISC registers (16-bit device)	0x5322	MISC_ DMODE2	Debug Mode Control Register 2	Enables peripheral operations in debug mode
(10-bit device)				(except PCLK).
	0x5324	MISC_PROT	MISC Protect Register	Enables writing to the MISC registers.
	0x5326	_	IRAM Size Register	Selects the IRAM size.
	0x5328	MISC_TTBRL	Vector Table Address Low Register	Sets vector table address.
	0x532a	MISC_TTBRH	Vector Table Address High Register	
	0x532c	MISC_PSR	PSR Register	Indicates the S1C17 Core PSR values.
IR remote	0x5340	REMC_CFG	REMC Configuration Register	Controls the clock and data transfer.
controller	0x5342	REMC_CAR	REMC Carrier Length Setup Register	Sets the carrier H/L section lengths.
(16-bit device)	0x5344	REMC_LCNT	REMC Length Counter Register	Sets the transmit/receive data length.
S1C17565/965	0x5346	REMC_INT	REMC Interrupt Control Register	Controls interrupts.
16-bit PWM	0x5400	T16A_CTL0	T16A2 Counter Ch.0 Control Register	Controls the counter.
timer Ch.0	0x5402	T16A_TC0	T16A2 Counter Ch.0 Data Register	Counter data
(16-bit device)	0x5404	T16A_CCCTL0	T16A2 Comparator/Capture Ch.0 Control Register	Controls the comparator/capture block and TOUT.
	0x5406	T16A_CCA0	T16A2 Compare/Capture Ch.0 A Data Register	Compare A/capture A data
	0x5408	T16A_CCB0	T16A2 Compare/Capture Ch.0 B Data Register	Compare B data
	0x540a	T16A_IEN0	T16A2 Compare/Capture Ch.0 Interrupt Enable Register	Enables/disables interrupts.
	0x540c	T16A_IFLG0	T16A2 Compare/Capture Ch.0 Interrupt Flag Register	Displays/sets interrupt occurrence status.
16-bit PWM	0x5420	T16A_CTL1	T16A2 Counter Ch.1 Control Register	Controls the counter.
timer Ch.1	0x5422	T16A_TC1	T16A2 Counter Ch.1 Data Register	Counter data
(16-bit device)	0x5424	T16A_CCCTL1	T16A2 Comparator/Capture Ch.1 Control	
	0.5400		Register	Controls the comparator/capture block and TOUT.
	0x5426	T16A_CCA1	Register T16A2 Compare/Capture Ch.1 A Data Register	TOUT. Compare A/capture A data
	0x5428	T16A_CCA1 T16A_CCB1	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register	TOUT. Compare A/capture A data Compare B data
	0x5428 0x542a	T16A_CCA1 T16A_CCB1 T16A_IEN1	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts.
	0x5428 0x542a 0x542c	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status.
16-bit PWM	0x5428 0x542a 0x542c 0x5440	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_CTL2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter.
timer Ch.2	0x5428 0x542a 0x542c 0x5440 0x5442	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_CTL2 T16A_CCL2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data
	0x5428 0x542a 0x542c 0x5440 0x5442 0x5444	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_CTL2 T16A_CCTL2 T16A_CCCTL2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Comparator/Capture Ch.2 Control Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT.
timer Ch.2	0x5428 0x542a 0x542c 0x5440 0x5442 0x5444 0x5444	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_IFLG1 T16A_CTL2 T16A_CCC1L2 T16A_CCCTL2 T16A_CCC42	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Comparator/Capture Ch.2 Control Register T16A2 Compare/Capture Ch.2 A Data Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT. Compare A/capture A data
timer Ch.2	0x5428           0x542a           0x542c           0x5440           0x5442           0x5444           0x5446           0x5448	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_CTL2 T16A_CCTL2 T16A_CCCTL2 T16A_CCCTL2 T16A_CCCA2 T16A_CCB2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Comparator/Capture Ch.2 Control Register T16A2 Compare/Capture Ch.2 A Data Register T16A2 Compare/Capture Ch.2 B Data Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT. Compare A/capture A data Compare B data
timer Ch.2	0x5428           0x542a           0x542c           0x5440           0x5442           0x5444           0x5446           0x5448           0x544a	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_CTL2 T16A_CCL2 T16A_CCCTL2 T16A_CCCTL2 T16A_CCCA2 T16A_CCA2 T16A_CCB2 T16A_CCB2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Comparator/Capture Ch.2 Control Register T16A2 Compare/Capture Ch.2 A Data Register T16A2 Compare/Capture Ch.2 B Data Register T16A2 Compare/Capture Ch.2 B Data Register T16A2 Compare/Capture Ch.2 Interrupt Enable Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT. Compare A/capture A data Compare B data Enables/disables interrupts.
timer Ch.2 (16-bit device)	0x5428           0x542a           0x542c           0x5440           0x5444           0x5444           0x5446           0x5448           0x544a           0x544c	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_CTL2 T16A_CCL2 T16A_CCCTL2 T16A_CCC2 T16A_CCC2 T16A_CCB2 T16A_IEN2 T16A_IFLG2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Compare/Capture Ch.2 Control Register T16A2 Compare/Capture Ch.2 A Data Register T16A2 Compare/Capture Ch.2 B Data Register T16A2 Compare/Capture Ch.2 B Data Register T16A2 Compare/Capture Ch.2 Interrupt Enable Register T16A2 Compare/Capture Ch.2 Interrupt Flag Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status.
timer Ch.2 (16-bit device) 16-bit PWM	0x5428           0x542a           0x542c           0x5440           0x5442           0x5444           0x5446           0x5448           0x544a           0x544c           0x544c	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_IFLG1 T16A_CCL2 T16A_CCCTL2 T16A_CCCTL2 T16A_CCC2 T16A_CCA2 T16A_CCB2 T16A_IEN2 T16A_IFLG2 T16A_IFLG2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Compare/Capture Ch.2 Control Register T16A2 Compare/Capture Ch.2 A Data Register T16A2 Compare/Capture Ch.2 B Data Register T16A2 Compare/Capture Ch.2 Interrupt Enable Register T16A2 Compare/Capture Ch.2 Interrupt Flag Register T16A2 Compare/Capture Ch.2 Interrupt Flag Register T16A2 Counter Ch.3 Control Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter.
timer Ch.2 (16-bit device)	0x5428           0x542a           0x542c           0x5440           0x5444           0x5444           0x5446           0x5448           0x544a           0x544c	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_CTL2 T16A_CCL2 T16A_CCCTL2 T16A_CCC2 T16A_CCC2 T16A_CCB2 T16A_IEN2 T16A_IFLG2	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Compare/Capture Ch.2 A Data Register T16A2 Compare/Capture Ch.2 A Data Register T16A2 Compare/Capture Ch.2 B Data Register T16A2 Compare/Capture Ch.2 Interrupt Enable Register T16A2 Compare/Capture Ch.2 Interrupt Flag Register T16A2 Compare/Capture Ch.2 Interrupt Flag Register T16A2 Counter Ch.3 Control Register T16A2 Counter Ch.3 Data Register T16A2 Comparator/Capture Ch.3 Control	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the counter. Counter data Controls the comparator/capture block and
timer Ch.2 (16-bit device) 16-bit PWM timer Ch.3	0x5428           0x542a           0x542c           0x5440           0x5444           0x5444           0x5446           0x5448           0x544c           0x544c           0x544c           0x544c	T16A_CCA1 T16A_CCB1 T16A_IEN1 T16A_IFLG1 T16A_IFLG1 T16A_CCL2 T16A_CCCL2 T16A_CCCL2 T16A_CCCB2 T16A_CCB2 T16A_IEN2 T16A_IFLG2 T16A_IFLG2 T16A_CCL3 T16A_CC3	Register T16A2 Compare/Capture Ch.1 A Data Register T16A2 Compare/Capture Ch.1 B Data Register T16A2 Compare/Capture Ch.1 Interrupt Enable Register T16A2 Compare/Capture Ch.1 Interrupt Flag Register T16A2 Counter Ch.2 Control Register T16A2 Counter Ch.2 Data Register T16A2 Compare/Capture Ch.2 Control Register T16A2 Compare/Capture Ch.2 A Data Register T16A2 Compare/Capture Ch.2 B Data Register T16A2 Compare/Capture Ch.2 Interrupt Enable Register T16A2 Compare/Capture Ch.2 Interrupt Flag Register T16A2 Compare/Capture Ch.2 Interrupt Flag Register T16A2 Counter Ch.3 Control Register T16A2 Counter Ch.3 Data Register	TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data Controls the comparator/capture block and TOUT. Compare A/capture A data Compare B data Enables/disables interrupts. Displays/sets interrupt occurrence status. Controls the counter. Counter data

#### APPENDIX A LIST OF I/O REGISTERS

Peripheral	Address		Register name	Function
16-bit PWM timer Ch.3	0x546a	T16A_IEN3	T16A2 Compare/Capture Ch.3 Interrupt Enable Register	Enables/disables interrupts.
(16-bit device)	t device) 0x546c T16A_IFLG3 T16A2 Compare/Capture Ch.3 Interrupt FI Register		T16A2 Compare/Capture Ch.3 Interrupt Flag Register	Displays/sets interrupt occurrence status.
Flash controller (16-bit device)	0x54b0	FLASHC_ WAIT	FLASHC Read Wait Control Register	Sets Flash read wait cycle.
12-bit A/D	0x5500	ADC12_CTL0	ADC12SA2 Control Register	Controls ADC12SA2.
converter (16-bit device)	0x5502	ADC12_CTL1	ADC12SA2 Measurement Channel Register	Selects measurement channels and indicates the channel status.
S1C17565/965	0x5504	ADC12_INT	ADC12SA2 Interrupt Control Register	Controls ADC12SA2 interrupts.
	0x550a	ADC12_ACTL	ADC12SA2 Power Control Register	Controls the ADC12SA2 power supply.
	0x5512	ADC12_AIN3D	ADC12SA2 AIN3 Measurement Result Register	AIN3 measurement results
	0x5514	ADC12_AIN4D	ADC12SA2 AIN4 Measurement Result Register	AIN4 measurement results
	0x5516	ADC12_AIN5D	ADC12SA2 AIN5 Measurement Result Register	AIN5 measurement results
	0x5518	ADC12_AIN6D	ADC12SA2 AIN6 Measurement Result Register	AIN6 measurement results
	0x551a	ADC12_AIN7D	ADC12SA2 AIN7 Measurement Result Register	AIN7 measurement results
	0x551c	ADC12_AIN8D	ADC12SA2 AIN8 Measurement Result Register	AIN8 measurement results
8-bit SPI Ch.1	0x6040	SPI16_RXD	SPI16 Receive Data Register	Receive data
(16-bit device)	0x6044	SPI16_TXD	SPI16 Transmit Data Register	Transmit data
	0x6048	SPI16_CTL1	SPI16 Control Register 1	Sets modes and enables data transfer.
	0x604c	SPI16_CTL2	SPI16 Control Register 2	Controls slave select input.
	0x6050	SPI16_WAIT	SPI16 Wait Register	Sets data transfer wait time.
	0x6054	SPI16_STAT	SPI16 Status Register	Indicates transfer and buffer statuses.
	0x6058	SPI16_INT	SPI16 Interrupt Control Register	Sets interrupts.
	0x605c	SPI16_RXMK	SPI16 Receive Data Mask Register	Sets receive data mask.

## Core I/O Reserved Area (0xffff84–0xffffd0)

Peripheral	Address		Register name	Function		
S1C17 Core I/O	0xffff84	IDIR	Processor ID Register	Indicates the processor ID.		
	0xffff90	DBRAM	Debug RAM Base Register	Indicates the debug RAM base address.		
	0xffffa0	DCR	Debug Control Register	Controls debugging.		
	0xffffb4	IBAR1	Instruction Break Address Register 1	Sets Instruction break address #1.		
	0xffffb8	IBAR2	Instruction Break Address Register 2	Sets Instruction break address #2.		
	0xfffbc	IBAR3	Instruction Break Address Register 3	Sets Instruction break address #3.		
	0xffffd0	IBAR4	Instruction Break Address Register 4	Sets Instruction break address #4.		

**Note:** Addresses marked as "Reserved" or unused peripheral circuit areas not marked in the table must not be accessed by application programs.

### 0x4100-0x4107, 0x506c

### UART (with IrDA) Ch.0

Register name	Address	Bit	Name	Function		Set	tin	9	Init.	R/W	Remarks
UART Ch.0	0x4100	D7	TRED	End of transmission flag	1	Completed	0	Not completed	0	R/W	Reset by writing 1.
Status Register	(8 bits)	D6	FER	Framing error flag	1	Error		Normal	0	R/W	 
(UART_ST0)	` ´	D5	PER	Parity error flag	1	Error	0	Normal	0	R/W	
,		D4	OER	Overrun error flag	1	Error		Normal	0	R/W	
		D3	RD2B	Second byte receive flag	1	Ready	0	Empty	0	R	
		D2	TRBS	Transmit busy flag	1	Busy	0	Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag	1	Ready	0	Empty	0	R	Ŭ
		D0	TDBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
UART Ch.0	0x4101	D7–0	TXD[7:0]	Transmit data	<u> </u>	0x0 to 0	xff	(0x7f)	0x0	R/W	
Transmit Data	(8 bits)			TXD7(6) = MSB				()			
Register	· ,			TXD0 = LSB							
(UART_TXD0)											
UART Ch.0	0x4102	D7–0	RXD[7:0]	Receive data in the receive data	Γ	0x0 to 0	xff	(0x7f)	0x0	R	Older data in the buf-
Receive Data	(8 bits)			buffer				. ,			fer is read out first.
Register				RXD7(6) = MSB							
(UART_RXD0)				RXD0 = LSB							
UART Ch.0	0x4103	D7–5	-	reserved		-	-		-	-	0 when being read.
Mode Register	(8 bits)	D4	CHLN	Character length select	1	8 bits	0	7 bits	0	R/W	
(UART_MOD0)		D3	PREN	Parity enable	1	With parity	0	No parity	0	R/W	
		D2	PMD	Parity mode select	1	Odd	0	Even	0	R/W	
		D1	STPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	
		D0	-	reserved			-		-	-	0 when being read.
UART Ch.0	0x4104	D7	TEIEN	End of transmission int. enable	1	Enable	0	Disable	0	R/W	-
Control Register	(8 bits)	D6	REIEN	Receive error int. enable		Enable		Disable	0	R/W	
(UART_CTL0)	(,	 D5	RIEN	Receive buffer full int. enable		Enable		Disable	0	R/W	
		D4	TIEN	Transmit buffer empty int. enable	_	Enable	· ·	Disable	0	R/W	
		D3–2	-	reserved		-	_		-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup	1	2 bytes	0	1 byte	0	R/W	
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	
UART Ch.0	0x4105	D7-1		reserved	Ē	-	_		-	-	0 when being read.
Expansion	(8 bits)										<b>J</b>
Register	, ,										
(UART_EXP0)		D0	IRMD	IrDA mode select	1	On	0	Off	0	R/W	
UART Ch.0	0x4106	D7–0	BR[7:0]	Baud rate setting		0x0 t	o 0	xff	0x0	R/W	
Baud Rate	(8 bits)			Ũ							
Register	· ·										
(UART_BR0)											
UART Ch.0	0x4107	D7–4	-	reserved		-	-		-	-	0 when being read.
Fine Mode	(8 bits)	D3–0	FMD[3:0]	Fine mode setup		0x0 t	o C	)xf	0x0	R/W	Set a number of times
Register											to insert delay into a
(UART_FMD0)											16-underflow period.
UART Ch.0	0x506c	D7–6	-	reserved		-	_		-	-	0 when being read.
Clock Control	(8 bits)	D5–4	CLKDIV	Clock division ratio select		CLKDIV[1:0]		ivision ratio	0x0	R/W	When the clock
Register			[1:0]			0x3		1/8			source is IOSC or
(UART_CLK0)						0x2		1/4			OSC3
						0x1		1/2			
		D3-2	CLKSRC	Clock source select	6	0x0 LKSRC[1:0]		1/1 lock source	0x0	R/W	* S1C17565/965
		D3-2	[1:0]	CIUCK SOURCE SELECT	Ľ	0x3	-	xternal clock	UXU		* 51017565/965 only
			[1.0]			0x3 0x2		OSC3*			Unity
						0x2 0x1		OSC3* OSC1			
						0x0		IOSC			
		D1	-	reserved	1		_	1000	-	-	0 when being read.
		D0	CLKEN	Count clock enable	1	Enable	0	Disable	0	R/W	,
		20			<u> </u>			12.00000	, v		1

### 0x4120–0x4127, 0x506d

### UART (with IrDA) Ch.1

Register name	Address	Bit	Name	Function	1	Set	tin	a	Init.	R/W	Remarks
UART Ch.1	0x4120	D7	TRED		4			-	0	R/W	
Status Register				End of transmission flag		Completed	_	Not completed			Reset by writing 1.
(UART_ST1)	(8 bits)	D6	FER	Framing error flag	1	Error	-	Normal	0	R/W	
S1C17565/965		D5	PER	Parity error flag	1	Error		Normal	0	R/W	
51017505/905		D4	OER	Overrun error flag	1	Error	-	Normal	0	R/W	
		D3	RD2B	Second byte receive flag	-	Ready		Empty	0	R	0.16
		D2	TRBS	Transmit busy flag	_	Busy		Idle	0	R	Shift register status
		D1	RDRY	Receive data ready flag		Ready	0	Empty	0	R	
		D0	TDBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
UART Ch.1	0x4121	D7–0	TXD[7:0]	Transmit data		0x0 to 0	xff	(0x7f)	0x0	R/W	
Transmit Data	(8 bits)			TXD7(6) = MSB							
Register				TXD0 = LSB							
(UART_TXD1)											
S1C17565/965			ļ								
UART Ch.1	0x4122	D7–0	RXD[7:0]	Receive data in the receive data		0x0 to 0	xff	(0x7f)	0x0	R	Older data in the buf-
Receive Data	(8 bits)			buffer							fer is read out first.
Register				RXD7(6) = MSB							
(UART_RXD1)				RXD0 = LSB							
S1C17565/965			1								
UART Ch.1	0x4123	D7-5	-	reserved		-	-		-	-	0 when being read.
Mode Register	(8 bits)	D4	CHLN	Character length select	_	8 bits		7 bits	0	R/W	
(UART_MOD1)		D3	PREN	Parity enable		With parity		No parity	0	R/W	
S1C17565/965		D2	PMD	Parity mode select	1	Odd		Even	0	R/W	
		D1	STPB	Stop bit select	1	2 bits	0	1 bit	0	R/W	
		D0	-	reserved		-	-		-	-	0 when being read.
UART Ch.1	0x4124	D7	TEIEN	End of transmission int. enable	1	Enable	0	Disable	0	R/W	
Control Register	(8 bits)	D6	REIEN	Receive error int. enable	1	Enable	0	Disable	0	R/W	1
(UART_CTL1)		D5	RIEN	Receive buffer full int. enable	1	Enable	0	Disable	0	R/W	1
S1C17565/965		D4	TIEN	Transmit buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3–2	-	reserved		· -	-		-	-	0 when being read.
		D1	RBFI	Receive buffer full int. condition setup	1	2 bytes	0	1 byte	0	R/W	-
		D0	RXEN	UART enable	1	Enable	0	Disable	0	R/W	
UART Ch.1	0x4125	D7–1	_	reserved	İ	-	_		-	-	0 when being read.
Expansion	(8 bits)										
Register	` '										
(UART_EXP1)											
S1C17565/965		D0	IRMD	IrDA mode select	1	On	0	Off	0	R/W	
UART Ch.1	0x4126	D7–0	BR[7:0]	Baud rate setting		0x0 t	0 0	xff	0x0	R/W	
Baud Rate	(8 bits)										
Register	` ´										
(UART_BR1)											
S1C17565/965											
UART Ch.1	0x4127	D7–4	-	reserved		-	_		-	-	0 when being read.
Fine Mode	(8 bits)	D3–0	FMD[3:0]	Fine mode setup		0x0 t	to C	)xf	0x0	R/W	Set a number of times
Register											to insert delay into a
(UART_FMD1)											16-underflow period.
S1C17565/965											
UART Ch.1	0x506d	D7–6	-	reserved		-	-		-	-	0 when being read.
Clock Control	(8 bits)	D5–4	CLKDIV	Clock division ratio select		CLKDIV[1:0]		ivision ratio	0x0	R/W	When the clock
Register			[1:0]			0x3		1/8			source is IOSC or
(UART_CLK1)						0x2		1/4			OSC3
S1C17565/965						0x1		1/2			
		D2 0					$\vdash$	1/1	0.0	D 44'	
		D3–2	CLKSRC	Clock source select	$\vdash^{c}$	LKSRC[1:0]	_	lock source	0x0	R/W	
			[1:0]			0x3	LE:	xternal clock			
						0x2		OSC3 OSC1			
						0x1 0x0		IOSC			
		D1	_	reserved	-	UXU		1030	-	-	0 when being read.
		D0	CLKEN	Count clock enable	1	Enable	0	Disable	0	R/W	o when being read.
		20			L '		10	Disable		11/14	1

### 0x4200-0x4208

#### Fine Mode 16-bit Timer Ch.0

Register name	Address	Bit	Name	Function		Setting	Init.	R/W	Remarks
T16F Ch.0	0x4200	D15–4	-	reserved		_	-	-	0 when being read.
Count Clock	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Select Register					0xf	reserved	1		
(T16F_CLK0)					0xe	1/16384			
					0xd	1/8192			
					0xc	1/4096			
					0xb	1/2048			
					0xa 0x9	1/1024 1/512			
					0x9 0x8	1/256			
					0x8 0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			
T16F Ch.0	0x4202	D15–0	TR[15:0]	Reload data	0	x0 to 0xffff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB					
Register				TR0 = LSB					
(T16F_TR0)									
T16F Ch.0	0x4204	D15–0	TC[15:0]	Counter data	0	x0 to 0xffff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB					
Register				TC0 = LSB					
(T16F_TC0)									
T16F Ch.0		D15–12		reserved		-	-	-	0 when being read.
Control Register	(16 bits)	D11–8	TFMD[3:0]	Fine mode setup		0x0 to 0xf	0x0	R/W	Set a number of times
(T16F_CT0)									to insert delay into a
		D7 5		line a mus al					16-underflow period.
		D7–5 D4	- TRMD	reserved Count mode select	1 One sho	- ot 0 Repeat	- 0	– R/W	0 when being read.
		D4 D3–2		reserved			-	H/VV	0 when being read.
		-	- PRESER	Timer reset	1 Reset	0 Ignored	0	w	o when being read.
			PRUN	Timer run/stop control	1 Run	0 Stop	0	R/W	
T16F Ch.0	0x4208	-	FROM	· · ·				10,00	
Interrupt	(16 bits)	D15–9 D8	- T16FIE	reserved T16F interrupt enable	1 Enable	0 Disable	0	- R/W	0 when being read.
Control Register	(10 010)	D7-1		reserved			-	–	0 when being read.
(T16F_INT0)		D7=1	- T16FIF		1 Cause c	f 0 Cause of	0		Reset by writing 1.
				T16F interrupt flag	interrupt		-		neset by writing 1.
					occurred				
							1	L	

### 0x4220-0x4228

### 16-bit Timer Ch.0

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.0 Count	0x4220	D15–4	-	reserved		-	-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Register					0xf	reserved			
(T16_CLK0)					0xe	1/16384			
					0xd	1/8192			
					0xc	1/4096			
					0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			
T16 Ch.0	0x4222	D15–0	TR[15:0]	Reload data	0x0	to 0xffff	0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB					
Register	· /			TR0 = LSB					
(T16_TR0)									
T16 Ch.0	0x4224	D15–0	TC[15:0]	Counter data	0x0	to 0xffff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB					
Register	. ,			TC0 = LSB					
(T16_TC0)									

#### APPENDIX A LIST OF I/O REGISTERS

Register name	Address	Bit	Name	Function	Setting			Init.	R/W	Remarks	
T16 Ch.0	0x4226	D15–5	-	reserved		-	_		-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL0)		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.0	0x4228	D15–9	-	reserved		-	_		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved		-	-		-	-	0 when being read.
(T16_INT0)		D0	T16IF	T16 interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
						interrupt		interrupt not			
						occurred		occurred			

### 0x4240-0x4248

### 16-bit Timer Ch.1

Register name	Address	Bit	Name	Function		Se	ttin	g	Init.	R/W	Remarks
T16 Ch.1 Count	0x4240	D15–4	-	reserved			-		-	-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select		DF[3:0]	D	ivision ratio	0x0	R/W	Source clock = PCLK
Register						0xf		reserved	1		
(T16_CLK1)						0xe		1/16384			
						0xd		1/8192			
						0xc		1/4096			
						0xb		1/2048			
						0xa 0x9		1/1024 1/512			
						0x9 0x8		1/512			
						0x8 0x7		1/230			
						0x6		1/64			
						0x5		1/32			
						0x4		1/16			
						0x3		1/8			
						0x2		1/4			
						0x1		1/2			
						0x0		1/1			
T16 Ch.1	0x4242	D15–0	TR[15:0]	Reload data	0x0 to 0xffff				0x0	R/W	
Reload Data	(16 bits)			TR15 = MSB							
Register				TR0 = LSB							
(T16_TR1)											
T16 Ch.1	0x4244	D15–0	TC[15:0]	Counter data		0x0 t	o 0	xffff	0xffff	R	
Counter Data	(16 bits)			TC15 = MSB							
Register				TC0 = LSB							
(T16_TC1)											
T16 Ch.1	0x4246	D15–5	-	reserved			-	,	-		Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL1)		D3–2	-	reserved			-		-	-	0 when being read.
		D1	PRESER	Timer reset		Reset		Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.1	0x4248	D15–9	-	reserved			_		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved			-		-	-	0 when being read.
(T16_INT1)		D0	T16IF	T16 interrupt flag	i	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

### 0x4260-0x4268

## 16-bit Timer Ch.2

Register name	Address	Bit	Name	Function	Se	etting	Init.	R/W	Remarks
T16 Ch.2 Count	0x4260	D15–4	-	reserved		_		-	0 when being read.
Clock Select	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select	DF[3:0]	Division ratio	0x0	R/W	Source clock = PCL
Register					0xf	reserved			
T16_CLK2)					0xe	1/16384			
					0xd	1/8192			
					0xc	1/4096			
					0xb	1/2048			
					0xa	1/1024			
					0x9	1/512			
					0x8	1/256			
					0x7	1/128			
					0x6	1/64			
					0x5	1/32			
					0x4	1/16			
					0x3	1/8			
					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

#### APPENDIX A LIST OF I/O REGISTERS

Register name	Address	Bit	Name	Function		Set	ttin	g	Init.	R/W	Remarks
T16 Ch.2 Reload Data Register (T16_TR2)	0x4262 (16 bits)	D15–0	TR[15:0]	Reload data TR15 = MSB TR0 = LSB	0x0 to 0xffff				0x0	R/W	
T16 Ch.2 Counter Data Register (T16_TC2)	<b>0x4264</b> (16 bits)	D15–0	TC[15:0]	Counter data TC15 = MSB TC0 = LSB	0x0 to 0xffff				0xffff	R	
T16 Ch.2	0x4266	D15–5	-	reserved			_		-	-	Do not write 1.
Control Register	(16 bits)	D4	TRMD	Count mode select	1	One shot	0	Repeat	0	R/W	
(T16_CTL2)		D3–2	-	reserved			_		-	-	0 when being read.
		D1	PRESER	Timer reset	1	Reset	0	Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0	Stop	0	R/W	
T16 Ch.2	0x4268	D15–9	-	reserved			_		-	-	0 when being read.
Interrupt	(16 bits)	D8	T16IE	T16 interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D7–1	-	reserved			_		-	-	0 when being read.
(T16_INT2)		D0	T16IF	T16 interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

### 0x4280-0x4288

### Fine Mode 16-bit Timer Ch.1

Register name	Address	Bit	Name	Function		Se	tting	Init.	R/W	Remarks
T16F Ch.1	0x4280	D15–4	_	reserved	Γ		-	-	-	0 when being read.
Count Clock Select Register (T16F_CLK1)	(16 bits)	D3–0	DF[3:0]	Count clock division ratio select		DF[3:0] 0xf 0xe	Division ratio reserved 1/16384	0x0	R/W	Source clock = PCLK
						0xd 0xc 0xb 0xa 0x9 0x8 0x7 0x6 0x5 0x4	1/8192 1/4096 1/2048 1/1024 1/512 1/256 1/128 1/64 1/32 1/16			
						0x3 0x2 0x1 0x0	1/8 1/4 1/2 1/1			
T16F Ch.1 Reload Data Register (T16F_TR1)	<b>0x4282</b> (16 bits)	D15–0	TR[15:0]	Reload data TR15 = MSB TR0 = LSB		0x0 t	o 0xffff	0x0	R/W	
T16F Ch.1 Counter Data Register (T16F_TC1)	<b>0x4284</b> (16 bits)	D15–0	TC[15:0]	Counter data TC15 = MSB TC0 = LSB		0x0 t	o 0xffff	0xffff	R	
T16F Ch.1	0x4286	D15-12	-	reserved	Γ		-	-	-	0 when being read.
Control Register (T16F_CTL1)	(16 bits)	D11–8	TFMD[3:0]	Fine mode setup		0x0	to 0xf	0x0	R/W	Set a number of times to insert delay into a 16-underflow period.
		D7–5	-	reserved			-	-	-	0 when being read.
			TRMD	Count mode select	1	One shot	0 Repeat	0	R/W	
		D3–2	-	reserved		·	-	-	-	0 when being read.
		D1	PRESER	Timer reset		Reset	0 Ignored	0	W	
		D0	PRUN	Timer run/stop control	1	Run	0 Stop	0	R/W	
T16F Ch.1	0x4288	D15–9	-	reserved			_	-	-	0 when being read.
Interrupt	(16 bits)		T16FIE	T16F interrupt enable	1	Enable	0 Disable	0	R/W	
Control Register		D7–1	-	reserved				-	-	0 when being read.
(T16F_INT1)		D0	T16FIF	T16F interrupt flag	1	Cause of interrupt occurred	0 Cause of interrupt not occurred	0	R/W	Reset by writing 1.

## 0x4306-0x431c

### Interrupt Controller

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4306	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 0	(16 bits)	D10-8	ILV1[2:0]	P1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV0)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV0[2:0]	P0 interrupt level	0 to 7	0x0	R/W	

Register name	Address	Bit	Name	Function	Setting	Init.	R/W	Remarks
Interrupt Level	0x4308	D15–1	-	reserved	_	i –	-	0 when being read.
Setup Register 1	(16 bits)	D10-8	ILV3[2:0]	CT interrupt level	0 to 7	0x0	R/W	<u> </u>
(ITC_LV1)		D7–3	-	reserved	-	-	-	0 when being read.
S1C17565/965		D2-0	ILV2[2:0]	SWT interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430a	D15–3	-	reserved	_	-	-	0 when being read.
Setup Register 2	(16 bits)							
(ITC_LV2)		D2–0	ILV4[2:0]	T16A2 Ch.2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430c	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 3	(16 bits)		ILV7[2:0]	T16A2 Ch.0 interrupt level	0 to 7	0x0	R/W	
(ITC_LV3)		D7–3	-	reserved	_	-	-	0 when being read.
		D2–0	ILV6[2:0]	SPI16 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x430e	D15–11	-	reserved	-	-	-	0 when being read.
Setup Register 4	(16 bits)	D10-8	ILV9[2:0]	T16 Ch.0 interrupt level	0 to 7	0x0	R/W	
(ITC_LV4)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV8[2:0]	T16F Ch.0 & 1 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4310	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register 5 (ITC_LV5)	(16 bits)	D10–8	ILV11[2:0]	T16 Ch.2/T16A2 Ch.3 interrupt level	0 to 7	0x0	R/W	
		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV10[2:0]	T16 Ch.1 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4312	D15–11	-	reserved	_	-	-	0 when being read.
Setup Register 6	(16 bits)	D10-8	ILV13[2:0]	UART Ch.1 interrupt level	0 to 7	0x0	R/W	S1C17565/965
(ITC_LV6)			-	reserved	-	-	-	0 when being read. S1C17555/955
		D7–3	-	reserved	_	-	-	0 when being read.
		D2-0	ILV12[2:0]	UART Ch.0 interrupt level	0 to 7	0x0	R/W	-
Interrupt Level	0x4314	D15-11	_	reserved	-	- 1	_	0 when being read.
Setup Register 7	(16 bits)	D10-8	ILV15[2:0]	I2CM interrupt level	0 to 7	0x0	R/W	, , , , , , , , , , , , , , , , , , ,
(ITC_LV7)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV14[2:0]	SPI Ch.0 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4316	D15–11	-	reserved	_	-	-	0 when being read.
Setup Register 8	(16 bits)	D10-8	ILV17[2:0]	T16A2 Ch.1 interrupt level	0 to 7	0x0	R/W	
(ITC_LV8)		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV16[2:0]	REMC/SPI Ch.1 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x4318	D15–11	-	reserved	_	-	-	0 when being read.
Setup Register 9	(16 bits)	D10-8	ILV19[2:0]	FSA (IRQ1) interrupt level	0 to 7	0x0	R/W	S1C17955/965
(ITC_LV9)			-	reserved	-	-	-	0 when being read.
								S1C17555/565
		D7–3	-	reserved	_	-	_	0 when being read.
		D2–0	ILV18[2:0]	ADC12SA2 interrupt level	0 to 7	0x0	R/W	S1C17565/965
			-	reserved	-	-	-	0 when being read. S1C17555/955
Interrupt Level	0x431a	D15–3	-	reserved	_	-	-	0 when being read.
Setup Register	(16 bits)							
10 (ITC_LV10)		D2–0	ILV20[2:0]	P2 interrupt level	0 to 7	0x0	R/W	
Interrupt Level	0x431c	D15-11	-	reserved	-	-	-	0 when being read.
Setup Register	(16 bits)	D10-8	ILV23[2:0]	FSA (IRQ0) interrupt level	0 to 7	0x0	R/W	S1C17955/965
11 (ITC_LV11)			-	reserved	_	-	-	0 when being read. S1C17555/565
		D7–3	-	reserved	-	-	-	0 when being read.
		D2-0	ILV22[2:0]	I2CS interrupt level	0 to 7	0x0	R/W	

# 0x4320-0x4326

# 8-bit SPI Ch.0

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
SPI Ch.0	0x4320	D15–3	-	reserved		-	-		-	-	0 when being read.
Status Register	(16 bits)	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_ST0)				ss signal low flag (slave)	1	ss = L	0	ss = H	1		
		D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	1
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
SPI Ch.0	0x4322	D15-8	-	reserved		-	-		-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SPTDB[7:0]	SPI transmit data buffer		0x0 te	o 0	xff	0x0	R/W	
Register				SPTDB7 = MSB							
(SPI_TXD0)				SPTDB0 = LSB							
SPI Ch.0	0x4324	D15-8	-	reserved		-	-		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	SPRDB[7:0]	SPI receive data buffer		0x0 te	o 0	xff	0x0	R	-
Register				SPRDB7 = MSB							
(SPI_RXD0)				SPRDB0 = LSB							

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI Ch.0	0x4326	D15-10	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D9	MCLK	SPI clock source select	1	T16 Ch.1	0	PCLK/4	0	R/W	
(SPI_CTL0)		D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	СРНА	Clock phase select	1	Data out	0	Data in	0	R/W	These bits must be
		D2	CPOL	Clock polarity select	1	Active L	0	Active H	0	R/W	set before setting
		D1	MSSL	Master/slave mode select	1	Master	0	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

# 0x4340-0x4346

# I<sup>2</sup>C Master

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
I <sup>2</sup> C Master	0x4340	D15–1	-	reserved		-	_		-	-	0 when being read.
Enable Register	(16 bits)										
(I2CM_EN)		D0	I2CMEN	I <sup>2</sup> C master enable	1	Enable	0	Disable	0	R/W	
I <sup>2</sup> C Master	0x4342	D15-10	-	reserved		-	_		-	-	0 when being read.
Control Register	(16 bits)	D9	RBUSY	Receive busy flag	1	Busy	0	Idle	0	R	
(I2CM_CTL)		D8	TBUSY	Transmit busy flag	1	Busy	0	Idle	0	R	
		D7–5	_	reserved		-	-		-	-	0 when being read.
		D4	NSERM	Noise remove on/off	1	On	0	Off	0	R/W	
		D3–2	-	reserved		-	-		-	-	0 when being read.
		D1	STP	Stop control	1	Stop	0	Ignored	0	R/W	
		D0	STRT	Start control	1	Start	0	Ignored	0	R/W	
I <sup>2</sup> C Master	0x4344	D15–12	-	reserved		-	_		-	-	0 when being read.
Data Register	(16 bits)	D11	RBRDY	Receive buffer ready flag	1	Ready	0	Empty	0	R	
(I2CM_DAT)		D10	RXE	Receive execution	1	Receive	0	Ignored	0	R/W	
		D9	TXE	Transmit execution	1	Transmit	0	Ignored	0	R/W	
		D8	RTACK	Receive/transmit ACK	1	Error	0	ACK	0	R/W	
		D7–0	RTDT[7:0]	Receive/transmit data		0x0 t	o 0	xff	0x0	R/W	
				RTDT7 = MSB							
				RTDT0 = LSB							
I <sup>2</sup> C Master	0x4346	D15–2	-	reserved		-	-		-	-	0 when being read.
Interrupt	(16 bits)	D1	RINTE	Receive interrupt enable	1	Enable	0	Disable	0	R/W	
Control Register		D0	TINTE	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	
(I2CM_ICTL)											

# 0x4360-0x436c

# I<sup>2</sup>C Slave

Register name	Address	Bit	Name	Function	Γ	Set	tin	g	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x4360	D15–8		reserved		-	_		_	-	0 when being read.
Transmit Data	(16 bits)	D7-0	SDATA[7:0]	I <sup>2</sup> C slave transmit data		0-	0xf		0x0	R/W	
Register	( ,										
(I2CS_TRNS)											
I <sup>2</sup> C Slave	0x4362	D15-8	-	reserved	1	-	_		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	RDATA[7:0]	I <sup>2</sup> C slave receive data		0-	0xf		0x0	R	
Register (I2CS_RECV)											
I <sup>2</sup> C Slave	0x4364	D15–7	-	reserved	Γ	-	_		_	- 1	0 when being read.
Address Setup	(16 bits)	D6–0	SADRS[6:0]	I <sup>2</sup> C slave address		0-0	0x7	f	0x0	R/W	
Register											
(I2CS_SADRS)											
I <sup>2</sup> C Slave	0x4366	D15–9	-	reserved					-	-	0 when being read.
Control Register	(16 bits)	D8		I2CS_TRNS register clear	_	Clear state	0	Normal	0	R/W	
(I2CS_CTL)		D7	I2CSEN	I <sup>2</sup> C slave enable	1	Enable	0	Disable	0	R/W	
		D6	SOFTRESET	Software reset	1	Reset	-	Cancel	0	R/W	
		D5	NAK_ANS	NAK answer	1	NAK	0	ACK	0	R/W	
		D4	BFREQ_EN	Bus free request enable	1	Enable	0	Disable	0	R/W	
		D3		Clock stretch On/Off		On		Off	0	R/W	
		D2	NF_EN	Noise filter On/Off	_	On		Off	0	R/W	
		D1		Async.address detection On/Off	1	On	-	Off	0	R/W	
		D0	COM_MODE	I <sup>2</sup> C slave communication mode	1	Active	0	Standby	0	R/W	
I <sup>2</sup> C Slave	0x4368	D15–8	-	reserved					-	-	0 when being read.
Status Register	(16 bits)	D7	BSTAT	Bus status transition	1	Changed	0	Unchanged	0	R	
(I2CS_STAT)		D6	-	reserved		-			-	-	0 when being read.
		D5	TXUDF	Transmit data underflow	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
			RXOVF	Receive data overflow							
		D4	BFREQ	Bus free request	<u> </u>	Occurred	-	Not occurred	0	R/W	
		D3	DMS	Output data mismatch	· ·	Error		Normal	0	R/W	
		D2	ASDET	Async. address detection status	1	Detected	-	Not detected	0	R/W	
		D1	DA_NAK	NAK receive status	1	NAK	-	ACK	0	R/W	
		D0	DA_STOP	STOP condition detect	1	Detected	0	Not detected	0	R/W	

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
I <sup>2</sup> C Slave	0x436a	D15–5	-	reserved		-	-		-	-	0 when being read.
Access Status	(16 bits)	D4	RXRDY	Receive data ready	1	Ready	0	Not ready	0	R	
Register		D3	ТХЕМР	Transmit data empty	1	Empty	0	Not empty	0	R	1
(I2CS_ASTAT)		D2	BUSY	I <sup>2</sup> C bus status	1	Busy	0	Free	0	R	]
		D1	SELECTED	I <sup>2</sup> C slave select status	1	Selected	0	Not selected	0	R	
		D0	R/W	Read/write direction	1	Output	0	Input	0	R	
I <sup>2</sup> C Slave	0x436c	D15–3	_	reserved		-	-		-	-	0 when being read.
Interrupt Control	(16 bits)	D2	BSTAT_IEN	Bus status interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D1	RXRDY_IEN	Receive interrupt enable	1	Enable	0	Disable	0	R/W	1
(I2CS_ICTL)		D0	TXEMP_IEN	Transmit interrupt enable	1	Enable	0	Disable	0	R/W	

## 0x4380-0x4386

# 8-bit SPI Ch.1

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
SPI Ch.1	0x4380	D15–3	-	reserved		-	_		-	-	0 when being read.
Status Register	(16 bits)	D2	SPBSY	Transfer busy flag (master)	1	Busy	0	Idle	0	R	
(SPI_ST1)				ss signal low flag (slave)	1	ss = L	0	ss = H			
		D1	SPRBF	Receive data buffer full flag	1	Full	0	Not full	0	R	
		D0	SPTBE	Transmit data buffer empty flag	1	Empty	0	Not empty	1	R	
SPI Ch.1	0x4382	D15-8	-	reserved		-	_		-	-	0 when being read.
Transmit Data	(16 bits)	D7–0	SPTDB[7:0]	SPI transmit data buffer		0x0 t	o 0	xff	0x0	R/W	
Register				SPTDB7 = MSB							
(SPI_TXD1)				SPTDB0 = LSB							
SPI Ch.1	0x4384	D15–8	-	reserved		-	-		-	-	0 when being read.
Receive Data	(16 bits)	D7–0	SPRDB[7:0]	SPI receive data buffer		0x0 t	o 0	xff	0x0	R	
Register				SPRDB7 = MSB							
(SPI_RXD1)				SPRDB0 = LSB							
SPI Ch.1	0x4386	D15-10	-	reserved		-	_		-	-	0 when being read.
Control Register	(16 bits)	D9	MCLK	SPI clock source select	1	T16 Ch.1	0	PCLK/4	0	R/W	
(SPI_CTL1)		D8	MLSB	LSB/MSB first mode select	1	LSB	0	MSB	0	R/W	
		D7–6	-	reserved		-	-		-	-	0 when being read.
		D5	SPRIE	Receive data buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D4	SPTIE	Transmit data buffer empty int. enable	1	Enable	0	Disable	0	R/W	
		D3	СРНА	Clock phase select		Data out	-	Data in	0		These bits must be
		D2	CPOL	Clock polarity select	1	Active L	-	Active H	0		set before setting
		D1	MSSL	Master/slave mode select	<u> </u>	Master	-	Slave	0	R/W	SPEN to 1.
		D0	SPEN	SPI enable	1	Enable	0	Disable	0	R/W	

# 0x5000-0x5003

# Clock Timer

Register name	Address	Bit	Name	Function		Sett	ing	g	Init.	R/W	Remarks
Clock Timer	0x5000	D7–5	-	reserved		_	-		-	-	0 when being read.
Control Register	(8 bits)	D4	CTRST	Clock timer reset	1	Reset	0	Ignored	0	W	
(CT_CTL)		D3–1	-	reserved			-		-	-	
		D0	CTRUN	Clock timer run/stop control	1	Run	0	Stop	0	R/W	
Clock Timer	0x5001	D7–0	CTCNT[7:0]	Clock timer counter value		0x0 to	0 0	xff	0	R	
Counter Register	(8 bits)										
(CT_CNT)											
Clock Timer	0x5002	D7–4	-	reserved		-	-		-	-	0 when being read.
Interrupt Mask	(8 bits)	D3	CTIE32	32 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Register		D2	CTIE8	8 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(CT_IMSK)		D1	CTIE2	2 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CTIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Clock Timer	0x5003	D7–4	-	reserved					-	-	0 when being read.
Interrupt Flag	(8 bits)	D3	CTIF32	32 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D2	CTIF8	8 Hz interrupt flag	1	interrupt		interrupt not	0	R/W	
(CT_IFLG)		D1	CTIF2	2 Hz interrupt flag	1	occurred		occurred	0	R/W	1
		D0	CTIF1	1 Hz interrupt flag					0	R/W	

# 0x5020-0x5023

# Stopwatch Timer

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
Stopwatch	0x5020	D7–5	-	reserved	Ι	-	_		-	-	0 when being read.
Timer Control	(8 bits)										-
Register		D4	SWTRST	Stopwatch timer reset	1	Reset	0	Ignored	0	W	
(SWT_CTL)		D3–1	-	reserved		-	-		-	-	
		D0	SWTRUN	Stopwatch timer run/stop control	1	Run	0	Stop	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
Stopwatch	0x5021	D7–4	BCD10[3:0]	1/10 sec. BCD counter value		0 t	o S	)	0	R	
Timer BCD	(8 bits)										
Counter Register (SWT_BCNT)		D3–0	BCD100[3:0]	1/100 sec. BCD counter value		0 t	0 9	)	0	R	
Stopwatch	0x5022	D7–3	-	reserved	Γ	-	_		-		0 when being read.
Timer Interrupt	(8 bits)										-
Mask Register		D2	SIE1	1 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
(SWT_IMSK)		D1	SIE10	10 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	SIE100	100 Hz interrupt enable	1	Enable	0	Disable	0	R/W	
Stopwatch	0x5023	D7–3	-	reserved		-	_		-	-	0 when being read.
Timer Interrupt	(8 bits)										_
Flag Register		D2	SIF1	1 Hz interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
(SWT_IFLG)		D1	SIF10	10 Hz interrupt flag		interrupt		interrupt not	0	R/W	
		D0	SIF100	100 Hz interrupt flag		occurred		occurred	0	R/W	

# 0x5040-0x5041, 0x5070

# Watchdog Timer

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Watchdog	0x5040	D7–5	-	reserved	-	-	-	-	0 when being read.
Timer Control	(8 bits)	D4	WDTRST	Watchdog timer reset	1 Reset	0 Ignored	0	W	
Register		D3–0	WDTRUN[3:0]	Watchdog timer run/stop control	Other than 1010	1010	1010	R/W	
(WDT_CTL)					Run	Stop			
Watchdog	0x5041	D7–2	-	reserved	-	-	-	_	0 when being read.
Timer Status	(8 bits)								, in the second s
Register		D1	WDTMD	NMI/Reset mode select	1 Reset	0 NMI	0	R/W	
(WDT_ST)		D0	WDTST	NMI status	1 NMI occurred	0 Not occurred	0	R	
WDT Clock	0x5070	D7–6	-	reserved	-	-	-	-	0 when being read.
<b>Control Register</b>	(8 bits)	D5–4	CLKDIV	Clock division ratio select	CLKDIV[1:0]	Division ratio	0x0	R/W	When the clock
(WDT_CLK)			[1:0]		0x3	1/32768			source is IOSC or
					0x2	1/16384			OSC3
					0x1	1/8192			
					0x0	1/4096			
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
			[1:0]		0x3	reserved			only
					0x2	OSC3*			
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved		-	-		0 when being read.
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	

# 0x5060-0x5081

# Clock Generator

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Clock Source	0x5060	D7-2		reserved			_		0 when being read.
Select Register	(8 bits)	D1-0		System clock source select	CLKSRC[1:0]	Clock source	 0x0	B/W	* S1C17565/965
(CLG SRC)	(0 013)	D1=0		System clock source select	0x3	reserved			only
(020_0110)					0x3	OSC3*			only
					0x1	OSC1			
					0x0	losc			
Oscillation	0x5061	D7–6		IOSC wait cycle select	IOSCWT[1:0]	Wait cycle	0x0	R/W	1
Control Register	(8 bits)	D7-0	1030111.0]	1000 wait cycle select	0x3	8 cycles		10,00	
(CLG CTL)	(0 013)				0x3	16 cycles			
(020_012)					0x1	32 cycles			
					0x0	64 cycles			
		D5-4	OSC3WT[1:0]	OSC3 wait cycle select	OSC3WT[1:0]	Wait cycle	0x0	R/W	S1C17565/965
					0x3	128 cycles			
					0x2	256 cycles			
					0x1	512 cycles			
					0x0	1024 cycles			
				reserved	-	-	-	-	S1C17555/955
		D3	-	reserved	-	-	-	-	0 when being read.
		D2	IOSCEN	IOSC enable	1 Enable	0 Disable	1	R/W	
		D1	OSC1EN	OSC1 enable	1 Enable	0 Disable	0	R/W	
		D0	OSC3EN	OSC3 enable	1 Enable	0 Disable	0	R/W	S1C17565/965
				reserved	-	-	-	-	S1C17555/955
Noise Filter	0x5062	D7–6	-	reserved		_	-	-	0 when being read.
Enable Register	(8 bits)	D5	OSC1WCE	OSC1 wait cycle enable	1 Enable	0 Disable	1	R/W	
(CLG_NFEN)		D4	OSC3WCE	OSC3 wait cycle enable	1 Enable	0 Disable	1	R/W	S1C17565/965
				reserved		-	-	-	S1C17555/955
		D3–0	-	reserved	-	_	-	-	0x2 when being read.

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
FOUTA Control	0x5064	D7–6	-	reserved	-	_	-	-	0 when being read.
Register	(8 bits)	D5–4	FOUTAD	FOUTA clock division ratio select	FOUTAD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTA)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
					0x0	1/1			
		D3–2	FOUTASRC	FOUTA clock source select	FOUTASRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
			[1:0]		0x3	reserved			only
					0x2	OSC3*			
					0x1	OSC1			
				· · · · · · · · · · · · · · · · · · ·	0x0	IOSC			
		D1	-	reserved			-	-	0 when being read.
		D0	FOUTAE	FOUTA output enable	1 Enable	0 Disable	0	R/W	
FOUTB Control	0x5065	D7–6	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D5–4	FOUTBD	FOUTB clock division ratio select	FOUTBD[1:0]	Division ratio	0x0	R/W	When the clock
(CLG_FOUTB)			[1:0]		0x3	reserved			source is IOSC or
					0x2	1/4			OSC3
					0x1	1/2			
		<b>DO</b> O			0x0	1/1		DAM	01017505/005
		D3–2	FOUTBSRC	FOUTB clock source select	FOUTBSRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
			[1:0]		0x3	reserved			only
					0x2	OSC3* OSC1			
					0x1 0x0	IOSC			
		D1		reserved	0.00	1030	_		0 when being read.
		D0	FOUTBE	FOUTB output enable	1 Enable	0 Disable	0	R/W	o when being read.
IOSC Control	0x506e	D7-2	L	reserved	·  -······	-	_		0 when being read.
Register	(8 bits)	D1-0	IOSCSEL	IOSC frequency select	IOSCSEL[1:0]	Frequency	0x1	R/W	o when being read.
(CLG_IOSC)	(0 510)	01-0	[1:0]	1030 hequency select	0x3	2 MHz	0.1	10,00	
(			[1.0]		0x2	4 MHz			
					0x1	12 MHz			
					0x0	8 MHz			
PCLK and FSA	0x5080	D7–5	-	reserved		-			0 when being read.
Clock Control	(8 bits)	D7 3	FSACKEN	FSACLK enable	1 Enable	0 Disable	1	R/W	o when being read.
Register	(0 5.00)	D3-2	-	reserved	-	-	-	-	0 when being read.
(CLG PCLK)		D1-0	PCKEN[1:0]	PCLK enable	PCKEN[1:0]	PCLK supply	0x3	R/W	
,					0x3	Enable			
					0x2	Not allowed			
					0x1	Not allowed			
					0x0	Disable			
CCLK Control	0x5081	D7–2	-	reserved	-	-	-	-	0 when being read.
Register	(8 bits)	D1-0	CCLKGR[1:0]	CCLK clock gear ratio select	CCLKGR[1:0]	Gear ratio	0x0	R/W	j m
(CLG_CCLK)				Ç alı	0x3	1/8			
· ·					0x2	1/4			
					0x1	1/2			
					0x0	1/1			

# 0x5121

# Power Generator

Register name	Address	Bit	Name	Function	Setting		Init.	R/W	Remarks
VD1 Control	0x5121	D7–2	-	reserved	-	-	-	_	0 when being read.
Register	(8 bits)	D1–0	VD1ECO	Regulator operation mode select	VD1ECO[1:0]	Mode	0x0	R/W	
(VD1_CTL)			[1:0]		0x3	reserved			
S1C17565/965					0x2	Auto-control			
					0x1	Economy			
					0x0	Normal			

# 0x5200–0x52a5

# P Port & Port MUX

Register name	Address	Bit	Name	Function		Sett	in	g	Init.	R/W	Remarks
P0 Port Input	0x5200	D7–0	P0IN[7:0]	P0[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
Data Register	(8 bits)										
(P0_IN)											
P0 Port Output	0x5201	D7–0	P0OUT[7:0]	P0[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
Data Register	(8 bits)										
(P0_OUT)											
P0 Port	0x5202	D7–0	P0OEN[7:0]	P0[7:0] port output enable	1	Enable	0	Disable	0	R/W	
Output Enable	(8 bits)										
Register											
(P0_OEN)											
P0 Port Pull-up	0x5203	D7–0	P0PU[7:0]	P0[7:0] port pull-up enable	1	Enable	0	Disable	1	R/W	
<b>Control Register</b>	(8 bits)								(0xff)		
(P0_PU)											

Register name	Address	Bit	Name	Function		Set	tin	9	Init.	R/W	Remarks
P0 Port Interrupt Mask Register	0x5205 (8 bits)	D7–0	P0IE[7:0]	P0[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
(P0_IMSK)											
P0 Port Interrupt Edge Select Register (P0_EDGE)	0x5206 (8 bits)	D7–0	P0EDGE[7:0]	P0[7:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	
P0 Port Interrupt Flag Register (P0_IFLG)	0x5207 (8 bits)	D7–0	P0IF[7:0]	P0[7:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.
P0 Port	0x5208	D7	  _	reserved	<u> </u>	-					0 when being read.
Chattering Filter Control Register (P0_CHAT)	(8 bits)	D6-4	P0CF2[2:0]	P0[7:4] chattering filter time	-	POCF2[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1	1	Filter time 6384/fpcLk 8192/fpcLk 4096/fpcLk 2048/fpcLk 1024/fpcLk 512/fpcLk 256/fpcLk	0x0	R/W	o which being read.
		<b>D</b> 0				0x0		None			O unde sea de sin se se se se
		D3 D2–0	- P0CF1[2:0]	reserved P0[3:0] chattering filter time		POCF1[2:0] 0x7 0x6 0x5 0x4 0x3 0x2 0x1 0x0	1	Filter time 6384/fPCLK 8192/fPCLK 4096/fPCLK 2048/fPCLK 512/fPCLK 256/fPCLK 256/fPCLK None	0x0	R/W	0 when being read.
P0 Port Key-	0x5209	D7–2	i_	reserved	Ē	-	-		-	_	0 when being read.
Entry Reset Configuration Register (P0_KRST)	(8 bits)	D1–0	P0KRST[1:0]		P	0KRST[1:0] 0x3 0x2 0x1 0x0		onfiguration P0[3:0] = 0 P0[2:0] = 0 P0[1:0] = 0 Disable	0x0	R/W	
P0 Port Input Enable Register (P0_IEN)	<b>0x520a</b> (8 bits)	D7–0	P0IEN[7:0]	P0[7:0] port input enable	1	Enable	0	Disable	1 (0xff)	R/W	
P1 Port Input Data Register (P1_IN)	0x5210 (8 bits)	D7–0	P1IN[7:0]	P1[7:0] port input data	1	1 (H)	0	0 (L)	×	R	
P1 Port Output Data Register (P1_OUT)	0x5211 (8 bits)	D7–0	P1OUT[7:0]	P1[7:0] port output data	1	1 (H)	0	0 (L)	0	R/W	
P1 Port Output Enable Register (P1_OEN)	0x5212 (8 bits)	D7–0	P10EN[7:0]	P1[7:0] port output enable	1	Enable	0	Disable	0	R/W	
Control Register (P1_PU)	(8 bits)			P1[7:0] port pull-up enable	1	Enable		Disable	1 (0xff)	R/W	
P1 Port Interrupt Mask Register (P1_IMSK)	0x5215 (8 bits)	D7–0	P1IE[7:0]	P1[7:0] port interrupt enable	1	Enable	0	Disable	0	R/W	
P1 Port Interrupt Edge Select Register (P1_EDGE)	0x5216 (8 bits)	D7–0	P1EDGE[7:0]	P1[7:0] port interrupt edge select	1	Falling edge			0	R/W	
P1 Port Interrupt Flag Register (P1_IFLG)	0x5217 (8 bits)	D7-0	P1IF[7:0]	P1[7:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
P1 Port	0x5218	D7	-	reserved	Γ	-	_		-	_	0 when being read.
Chattering Filter Control Register	(8 bits)	D6-4	P1CF2[2:0]	P1[7:4] chattering filter time		P1CF2[2:0] 0x7 0x6	1	Filter time 16384/fpcLk 8192/fpcLk	0x0	R/W	
(P1_CHAT)						0x5 0x4 0x3 0x2 0x1		4096/fpclк 2048/fpclк 1024/fpclк 512/fpclк 256/fpclк			
						0x0		None			
		D3	-	reserved	<u> </u>	-	-		-	-	0 when being read.
		D2–0	P1CF1[2:0]	P1[3:0] chattering filter time		P1CF1[2:0] 0x7 0x6		Filter time 16384/fpcLk 8192/fpcLk	0x0	R/W	
						0x5 0x4 0x3		4096/fpclk 2048/fpclk 1024/fpclk			
						0x2 0x1 0x0		512/fpclk 256/fpclk None			
P1 Port Input Enable Register (P1_IEN)	0x521a (8 bits)	D7–0	P1IEN[7:0]	P1[7:0] port input enable	1	Enable	0	Disable	1 (0xff)	R/W	
P2 Port Input	0x5220	D7–4	P2IN[7:4]	P2[7:4] port input data	1	1 (H)	0	0 (L)	×	R	S1C17565/965
Data Register (P2_IN)	(8 bits)		-	reserved		-	_		-	-	0 when being read. S1C17555/955
		D3–0	P2IN[3:0]	P2[3:0] port input data	-	1 (H)	<u> </u>	0 (L)	×	R	
P2 Port Output Data Register	0x5221	D7–4	P2OUT[7:4]	P2[7:4] port output data reserved	1	1 (H)	0	0 (L)	0	R/W	S1C17565/965
(P2_OUT)	(8 bits)					-	-	<b>a</b> (1)	_	_	0 when being read. S1C17555/955
P2 Port	0	D3-0		P2[3:0] port output data		1 (H)		0 (L)	0	R/W	01017505/005
P2 Port Output Enable Register	0x5222 (8 bits)	D7–4	- -	P2[7:4] port output enable reserved	1	Enable	-	Disable	0	R/W	S1C17565/965 0 when being read. S1C17555/955
(P2_OEN)		D3–0	P2OEN[3:0]	P2[3:0] port output enable	1	Enable	0	Disable	0	R/W	
P2 Port Pull-up Control Register	0x5223 (8 bits)	D7–4	P2PU[7:4]	P2[7:4] port pull-up enable	1	Enable	0	Disable	1 (0xf)	R/W	S1C17565/965
(P2_PU)			_	reserved		-	-	1	-		0 when being read. S1C17555/955
		D3–0	P2PU[3:0]	P2[3:0] port pull-up enable		Enable		Disable	1 (0xf)	R/W	
P2 Port Interrupt Mask Register	0x5225 (8 bits)	D7–4	P2IE[7:4] -	P2[7:4] port interrupt enable reserved	1	Enable -	0	Disable	0	R/W	S1C17565/965 0 when being read. S1C17555/955
(P2_IMSK)		D3–0	P2IE[3:0]	P2[3:0] port interrupt enable	1	Enable	0	Disable	0	R/W	01017333/333
P2 Port Interrupt Edge	0x5226 (8 bits)	D7–4	P2EDGE[7:4]	P2[7:4] port interrupt edge select reserved	1	Falling edge	0	Rising edge	0	R/W	S1C17565/965 0 when being read.
Select Register (P2_EDGE)	. ,	D3–0	P2EDGE[3:0]	P2[3:0] port interrupt edge select	1	Falling edge	0	Rising edge	0	R/W	S1C17555/955
P2 Port Interrupt Flag Register	0x5227 (8 bits)	D7-4	P2IF[7:4]	P2[7:4] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1. S1C17565/965
(P2_IFLG)			-	reserved		-	-		-	-	0 when being read. S1C17555/955
		D3–0	P2IF[3:0]	P2[3:0] port interrupt flag	1	Cause of interrupt occurred	0	Cause of interrupt not occurred	0	R/W	Reset by writing 1.

Chattering Filter Control Register (P2_CHAT)         (8 bits)         D6-4         P2CF2[2:0]         Filter time 0x7         Filter time 0x7         0x0         RW         S1C17565/952           (P2_CHAT)         -         -         -         -         -         -         -         -         -         0x0         RW         S1C17565/952           (P2_CHAT)         -         -         -         -         -         -         -         -         0x0         None           (P2_CHAT)         -         -         -         -         -         -         -         0x0         None           -         -         reserved         -         -         -         -         0         when being i           02-0         P2CF1[2:0]         P2[3:0] chatering filter time         P2CF1[2:0]         Filter time         0x0         None         RW         S1C17565/952           P2         Pot Input Enable Register         0x524         2048/recx         0x3         1024/recx         0x4         2048/recx         0x5 <th>gister name</th> <th>Address</th> <th>Bit</th> <th>Name</th> <th>Function</th> <th>Set</th> <th>tting</th> <th>Init.</th> <th>R/W</th> <th>Remarks</th>	gister name	Address	Bit	Name	Function	Set	tting	Init.	R/W	Remarks
Pilter control Register (P2_CHAT)         OX2         1024/Feak 192/Feak 0X5         0/7         10384/Feak 192/Feak 0X5         0/7         0/7         10384/Feak 1024/Feak 0X5         0/7         10384/Feak 1024/Feak 0X5         0/7         10384/Feak 1024/Feak 0X5         0/7         0/7         10384/Feak 1024/Feak 0X5         0/7         10384/Feak 1024/Feak 0X5         0/7         0/7         10384/Feak 1024/Feak 0X5         0/7         0/7         10384/Feak 1024/Feak 0X5         0/7         0/7         1004/Feak 1024/Feak 0X5         0/7         0/7         1004/Feak 1024/Feak 0X5         0/7         0/7         1004/Feak 1024/Feak 0X5         0/7         0/7         1004/Feak 1024/Feak 0X5         0/7         0/7         1004/Feak 1024/Feak 0X6         0/7         0/7         0/7         1004/Feak 1024/Feak 0X6         0/7         0/7         0/7         0/7         0/7         0/7         <	Port	0x5228	D7	-	reserved			-	-	0 when being read.
(P2_CHAT)         0x5         4096/fPcuk 2048/fPcuk 0x3         4096/fPcuk 2048/fPcuk 0x4         2048/fPcuk 2048/fPcuk 0x2         512/fPcuk 256/fPcuk 0x0         n           0         -         reserved         -         -         -         0         when being r S1C17555/955           03         -         reserved         -         -         -         0         when being r S1C17555/955           02-0         P2CF1[2:0]         P2[3:0] chattering filter time         P2CF1[2:0]         Filter time 0x7         16384/fPcuk 0x6         0x0         R/W           102-0         P2CF1[2:0]         P2[3:0] chattering filter time         -         -         -         0         when being r S1C17565/965           102-0         P2CF1[2:0]         P2[7:4] port input enable         1         Enable egister (v2, IEN)         0         Disable         1         R/W         S1C17565/965           103-0         P2IEN[7:4]         P2[7:4] port input enable         1         Enable egister (v2, IEN)         0         Disable         1         R/W         S1C17555/955           103-0         P2IEN[7:0]         P2[3:0] port input enable         1         Enable         0         Disable         1         R/W           103:0177555/955         D3-0         P	er Control	(8 bits)	D6-4	P2CF2[2:0]	P2[7:4] chattering filter time	0x7	16384/fpclk	0x0	R/W	S1C17565/965
P2-0.007         Ox4 (0,3) (0,3) (0,3) (0,3) (0,3) (0,3) (0,4) (										
P2 Port Input Enable Register (90_039 MUX)         05220 (3 bits)         D7-4 P2(57)         P2(F1(2:0) P2(7:10)         P2(7:4) port input enable P2(7:4) port input enable         1         Enable Register (0x7)         0         None           P1(3:0) Port Register (P0_039 MUX)         0552a (3 bits)         D7-4         P2(F1(2:0) P2(7:10)         P2(7:4) port input enable         1         Enable Register (0x7)         1         R/W         S1C17565/965           P2         D7-4         P2(F1(2:0) P2(7:4) port input enable         1         Enable Register (0x7)         0         Nwhen being 1           P2         0.0         P2(F1(2:0) P2(3:0) port input enable         1         Enable Register (0x8)         0         R/W         S1C17565/965           D7-4         P2(F1(2:0) P2(3:0) port input enable         1         Enable Register (0x8)         0         Disable         1         R/W           P0(3:0) Port Function Select Register (P00_03PMUX)         0552a (bits)         D7-6         P03MUX[1:0] P03 port function select         P03MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0] P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0] P01 port function select         P02MUX[1:0]         Function 0x3         0x0         <	_CHAI)									
P2 Port Input Enable Register (PO0_039PMUX)         0x522a (8 bits)         D7-6         P2IEN[7:4] P03MUX[1:0]         P2[7:4] port function select         P03MUX[1:0]         P2IC1/255/965 Function Select (8 bits)         D7-6         P2IEN[7:4] P03MUX[1:0]         P2[7:4] port function select         P03MUX[1:0]         Function Select (8 bits)         0x0         R/W           P03-0         P2IEN[7:1]         P2[7:4] port input enable         1         Enable         0         Disable         1         R/W           P13-0         P2IEN[7:4]         P2[7:4] port input enable         1         Enable         0         Disable         1         R/W           P13-0         P2IEN[7:4]         P2[7:4] port input enable         1         Enable         0         Disable         1         R/W           P13-0         P2IEN[7:4]         P2[7:4] port input enable         1         Enable         0         Disable         1         R/W           P13-0         P2IEN[7:4]         P2[3:0] port input enable         1         Enable         0         Disable         1         R/W           P13-0         P2IEN[3:0]         P2[3:0] port function select         0/3         reserved         0/X         R/W           P03-0         P2IEN[3:0]         P2[3:0] port function select										
P2 Port Input Enable Register (P0_030] Port         0x522a (8 bits)         D7-4 (9 bits) D2-0         P2IEN[7:4] P2[7:4]         P2[7:4] port input enable         1         Enable Enable 0x0         0 (0x1) VX         R/W         S1C17565/965           P2 Port Input Enable Register (P0_030] Port         0x5522a (157565/965         D7-4         P2IEN[7:4]         P2[7:4] port input enable         1         Enable Enable VX         0         0x0 VX         R/W           P1:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0:0										
P3         -         reserved         -         -         -         -         0 when being is S1C17555/955           D3         -         reserved         -         -         0 when being is S1C17555/955           D2-0         P2CF1[2:0]         P2[3:0] chattering filter time         -         -         -         0 when being is S1C17555/955           D2-0         P2CF1[2:0]         P2[3:0] chattering filter time         0x7         16384/froc.kt 8192/froc.kt 0x6         8192										
D3         -         reserved         -         -         -         0         0 when being i           D2-0         P2CF1[2:0]         P2[3:0] chattering filter time         P2CF1[2:0]         Filter time         0x0         RW           0x7         16384/rec.k         0x6         8192/fec.k         0x6         RW           0x8         8192/fec.k         0x6         8192/fec.k         0x6         RW           0x4         2048/fec.k         0x3         1024/fec.k         0x6         RW           0x1         256/fec.k         0x3         1024/fec.k         0x6         None           9105:09         0x522a         D7-4         P2[7:4] port input enable         1         Enable         0         Disable         1         RW         S1C17565/965           03-0         P2[8:0]         D7-6         P03MUX[1:0]         P2[3:0] port function select         P03MUX[1:0]         Function         No         No           Function Select         0x52a         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function         No         No           Gb bits)         D7-6         P02MUX[1:0]         P02 port function select         P03MUX[1:0]         Function <t< th=""><th></th><th></th><th></th><th>_</th><th>reserved</th><th>0.00</th><th>_</th><th>- 1</th><th>_</th><th>0 when being read.</th></t<>				_	reserved	0.00	_	- 1	_	0 when being read.
D2-0         P2CF1[2:0]         P2[3:0] chattering filter time         P2CF1[2:0]         Filter time         0x0         RW           0x7         16384/PcLx         8192/PcLx         0x5         4096/PcLx         0x4         RW         0x5         4096/PcLx         0x3         1024/PcLx         0x3         1024/PcLx         0x3         1024/PcLx         0x1         12/PcL         0x1         12/PcL         0x1         12/PcL         0x1         12/PcL         0x1         12/PcL         0x3         1024/PcLx         0x3         1024/PcLx         0x1         12/PcL         12/PcL </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th>S1C17555/955</th>										S1C17555/955
P2 Port Input Enable Register (P2_IEN)         0x522a (8 bits)         D7-4 P2[EN[7:4]         P2[7:4] port input enable         1         Enable (0x1 (0x2)         0         R/W         S1C17565/965           P2 Port Input Enable Register (P2_IEN)         0x522a (8 bits)         D7-4 P2[EN[7:4]         P2[7:4] port input enable         1         Enable         0         Disable (0x1)         1         R/W         S1C17565/965           D3-0         P2[EN[7:4]         P2[3:0] port input enable         1         Enable         0         Disable         1         R/W           P0[3:0] Port Function Select (P00_03PMUX)         0x52a0 (8 bits)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function 0x3         meserved 0x1         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D3-2         P01MUX[1:0]         P01 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0]         P01 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D3-2         P01MUX[1:0]         P01 port function select         P02MUX[1:0]         Function 0x3         0x0				- DOCE1[0:0]		B2CE1[2:0]	- Eiltor time		- D/M	0 when being read.
P2 Port Input Enable Register (P2_IEN) S1C17565/965         D7-4 (8 bits)         P2IEN[7:4] P2[1]         P2[7:4] port input enable         1         Enable (0x1         0         Disable         1         R/W         S1C17565/965           P0[3:0] Port Function Select Register (P0_03PMUX)         0x5220 (8 bits)         D7-6         P03MUX[1:0]         P2[3:0] port input enable         1         Enable         0         Disable         1         R/W         S1C17565/955           P0[3:0] Port Function Select Register (P00_03PMUX)         0x5220 (8 bits)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function 0x3         reserved 0x2         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x0         0x0         R/W           D3-2         P01MUX[1:0]         P01 port function select         P02MUX[1:0]         Function 0x2         0x0         R/W           D3-2         P01MUX[1:0]         P01 port function select         P02MUX[1:0]         Function 0x1         0x0         R/W           D3-2         P01MUX[1:0]         P01 port function select         P02MUX[1:0]         Function 0x2         0x0         R/W           D1-0         P00MUX[1:0]         P01 port function select         P01MUX			D2-0	P2CF1[2:0]	P2[3.0] chattering inter time					
P2 Port Input Enable Register (P2_IEN) S1C17565/965         D7-4 (8 bits)         P2IEN[7:4] P2[7:4]         P2[7:4] port input enable         1         Enable Enable P2[7:4]         0         Disable Disable         1         R/W (0xf)         S1C17565/965           P0[3:0] Port Function Select (P0_0_03PMUX)         0x5220 (8 bits)         D7-4         P2[EN[7:4]         P2[7:4] port input enable         1         Enable Disable         0         Disable         1         R/W         S1C17565/965           P0[3:0] Port Function Select Register         0x5220 (8 bits)         D7-6         P03MUX[1:0]         P2[3:0] port input enable         1         Enable Disable         0         Disable         1         R/W         S1C17555/955           P0[3:0] Port Function Select Register         0x5220 (8 bits)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function 0x3         R/W         None           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         P01 port function select         P02MUX[1:0]         Function 0x3         SDAS 0x2         SDAM 0x1         SPICLKO 0x3         None           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x3         0x0         R/W           D3-2         P01MUX[1:0]										
P2 Port Input Enable Register (P2_IEN) S1C17565/965         D7-4 (8 bits) D3-0         P2IEN[7:4] P2IEN[7:4]         P2[7:4] port input enable         1         Enable (0 bits) D3-0         0         Disable D1-4         1         R/W D1-0         S1C17565/965           P0[3:0] Port Function Select (P0_003PMUX)         0x52a0 (8 bits)         D7-6         P03MUX[1:0]         P2[3:0] port input enable         1         Enable D1-0         0         Disable D1-0         1         R/W D1         S1C17555/965           P0[3:0] Port Function Select Register (P00_03PMUX)         0x52a0 D5-4         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function Ox0         0x0         R/W V0x           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function Ox0         0x0         R/W V0x           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function Ox0         0x0         R/W V0x           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function Ox0         0x0         R/W V0x           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function Ox0         0x0         R/W V0x           D1-0         P00MUX[1:0]         P00 port function select <th></th> <th></th> <th></th> <th></th> <th></th> <th>0x5</th> <th>4096/fpclk</th> <th></th> <th></th> <th></th>						0x5	4096/fpclk			
Description         DXS22a (8 bits)         D7-4 (B bits)         P2IEN[7:4] (9 bits)         P2[7:4] prot input enable         1         Enable (1)         0         Disable (0xt)         1 (0xt)         R/W (0xt)         S1C17565/965           P1         P1         P2[3:0] port (P2_1EN)         P2[3:0] port input enable         1         Enable         0         Disable         1 (0xt)         R/W         S1C17565/965           P0[3:0] Port Function Select (8 bits)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function 0x2         reserved 0x1         %XV           P0[3:0] Port Function Select (8 bits)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function 0x2         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         SDAS 0x2         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         SDAS 0x2         R/W           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x3         SCLS 0x2         N0x0         R/W           D1-0         P00MUX[1:0]         P00 port function select         P01MUX[1:0]         Function 0x3										
P2 Port Input Enable Register (P2_IEN) S1C17565/965         OX522a (8 bits)         D7-4         P2IEN[7:4] P2[8:0]         P2[7:4] port input enable         1         Enable Enable         0         Disable Disable         1         R/W         S1C17565/965           S1C17565/965         0 </th <th></th>										
P2 Port Input Enable Register (P2_IEN) S1C17565/965         0X522a (8 bits)         D7-4 (B bits)         P2[EN[7:4] P2[7:4] port input enable         1 Enable         Enable 0         0 Disable         1 (0xf)         R/W (0xf)         S1C17565/965           S1C17565/965         D3-0         P2[EN[3:0]         P2[3:0] port input enable         1 Enable         1 Enable         0 Disable         1 Enable         0 Disable         1 Enable         0 Disable         1 Enable         0 Disable         1 Enable										
Enable Register (P2_IEN) S1C17565/965         (8 bits)         Image: constraint of the sector of the				<u> </u>		· · · · · · · · · · · · · · · · · · ·		<u> </u>		<u> </u>
(P2_IEN) S1C17565/965                 0 when being r S1C17555/955           D3-0         P2IEN[3:0]         P2[3:0] port input enable         1         Enable         0         Disable         1         R/W           P0[3:0] Port Function Select Register (P00_03PMUX)         0x52a0 (8 bits)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function 0x3         reserved 0x2         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x3         SCLS 0x2         SCLM 0x1         SD00 0x0         R/W           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function 0x3         R/W			D7–4	P2IEN[7:4]	P2[7:4] port input enable	1 Enable	0 Disable		R/W	S1C17565/965
S1C17565/965         Image: Constraint of the sector o		(8 DItS)		_	reserved		_		-	0 when being read
P0[3:0] Port Function Select Register (P00_03PMUX)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function 0x3         Cov reserved 0x1         Function wSPISS0         Ox0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         0x0         R/W           D5-4         P02MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x1         SPICLK0           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x1         SD00         0x2         SCLM           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function 0x3         reserved         0x3										S1C17555/955
P0[3:0] Port Function Select Register (P00_03PMUX)         D7-6         P03MUX[1:0]         P03 port function select         P03MUX[1:0]         Function         0x0         R/W           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function         0x0         P03           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function         0x0         P03           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function         0x0         P03           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function         0x0         R/W           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function selec			D3–0	P2IEN[3:0]	P2[3:0] port input enable	1 Enable	0 Disable		R/W	
Function Select Register (P00_03PMUX)         (8 bits)         (8 bits)         0.3         reserved 0x2         0x3         reserved 0x1         0x3         reserved 0x2         0x3         reserved 0x1         0x3         reserved 0x1         0x3         reserved 0x1         0x3         reserved 0x1         0x3         reserved 0x1         0x3         reserved 0x3         0x3         reserved 0x3         0x3         reserved 0x3         0x0         P03           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         SDAS         0x0         P04           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Ox0         P02         P01MUX[1:0]         Nx0         R/W           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function 0x3         R/W           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function 0x3         R/W	2:01 Dort	0×5200	D7 6	DO2MUV[1:0]	P02 part function calact		Eurotion	<u> </u>		
Register (P00_03PMUX)         0x2         reserved 40x1         #SPISS0 0x0         0x0           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         SDAS           0x1         #SPISS0 0x0         0x0         P03         0x0         P03           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function 0x3         SDAS           0x2         SDAM 0x1         SPICLK0         0x0         P02           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x3         SCLS           0x2         SCLM 0x1         SD00         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function 0x3         R/W           0x2         SCLM 0x3         0x0         P01         R/W         R/W			D7-0	POSINIOA[1.0]	F03 port function select					
(P00_03PMUX)         0x1         #SPISS0         0x0         P03           D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function         0x0         R/W           0x1         splx         0x3         SDAS         0x2         SDAM         0x1         SPICLK0           0x2         D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         R/W		(0 013)								
D5-4         P02MUX[1:0]         P02 port function select         P02MUX[1:0]         Function         0x0         P/W           0x3         SDAS         0x2         SDAM         0x1         SPICLK0         0x0         P02         P           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02         P           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P         P           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P         P           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P         P           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P         P										
Ox3         SDAS           0x1         SDAS           0x2         SDAM           0x1         SPICLK0           0x0         P02           D3-2         P01MUX[1:0]           P01 port function select         P01MUX[1:0]           0x3         SCLS           0x3         SCLS           0x1         SD00           0x2         SCLM           0x1         SD00           0x2         SCLM           0x1         SD00           0x0         P01           D1-0         P00MUX[1:0]           P00 port function select         P00MUX[1:0]           Function         0x0           0x3         reserved           0x3         reserved           0x2         reserved							P03			
D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         P02           D1-0         P00MUX[1:0]         P00 port function select         P01MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P01			D5–4	P02MUX[1:0]	P02 port function select			0x0	R/W	
D3-2         P01MUX[1:0]         P01 port function select         0x1 0x0 P01MUX[1:0]         SPICLK0 P02         0x0 P02         0x0 P02         R/W           D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x2         SCLS 0x2         SCLM 0x1         SDO0 0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function 0x3         reserved 0x2         NW										
D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function 0x3         SCLS           0x1         SD00         0x1         SD00         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P/W           0x3         reserved         0x3         reserved         0x0         P/U							1			
D3-2         P01MUX[1:0]         P01 port function select         P01MUX[1:0]         Function         0x0         R/W           0x3         SCLS         0x2         SCLM         0x1         SD00         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         R/W           0x3         reserved         0x3         reserved         0x2         reserved         0x0         R/W										
D1-0         P00MUX[1:0]         P00 port function select         0x3 0x2 0x1 0x0 0x0         SCLS 0x2 P01           D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function 0x3 reserved 0x2         0x0 reserved         R/W			D3–2	P01MUX[1:0]	P01 port function select			0x0	R/W	
D1-0         P00MUX[1:0]         P00 port function select         Ox1 (1:0)         SD00 (1:0)         Ox0 (1:0)         P00 (1:0)         Ox0 (1:0) <th></th> <th></th> <th></th> <th></th> <th></th> <th>0x3</th> <th>SCLS</th> <th>1</th> <th></th> <th></th>						0x3	SCLS	1		
D1-0         P00MUX[1:0]         P00 port function select         P00MUX[1:0]         Function         0x0         P/W           0x3         reserved         0x2         reserved         0x2         reserved         0x3         0x3         0x3         0x3							1			
D1–0 P00MUX[1:0] P00 port function select P00MUX[1:0] Function 0x0 R/W 0x3 reserved 0x2 reserved							1			
0x3 reserved 0x2 reserved			D1_0	POOMUX[1:0]	P00 port function select			0x0	B/W	
0x2 reserved			51-0				1			
						0x1	SDI0			
0x0 P00				<u> </u>				<u> </u>	ļ	<u> </u>
P0[7:4] Port         0x52a1         D7–6         P07MUX[1:0]         P07 port function select         P07MUX[1:0]         Function         0x0         R/W			D7–6	P07MUX[1:0]	P07 port function select			0x0	R/W	
Function Select         (8 bits)         0x3         reserved           Register         0x2         SCLS         0x2		(8 Dits)								
Register         0x2         SCLS           (P04_07PMUX)         0x1         SCLM										
	,						1			
D5-4 P06MUX[1:0] P06 port function select P06MUX[1:0] Function 0x0 R/W			D5–4	P06MUX[1:0]	P06 port function select	P06MUX[1:0]		0x0	R/W	
0x3 #BFR										
							1			
0x1 SCLK0 0x0 P06										
Ox0         P06           D3-2         P05MUX[1:0]         P05 port function select         P05MUX[1:0]         Function         0x0         R/W			D3-2	P05MUX[1:0]	P05 port function select			0x0	R/W	1
Ox3 reserved							i	1		
0x2 reserved						0x2	reserved			
0x1 SOUT0							1			
			D4 C	DOAMUNIC O					DAV	
D1–0 P04MUX[1:0] P04 port function select P04MUX[1:0] Function 0x0 R/W			D1–0	P04MUX[1:0]	P04 port function select			0x0	R/W	
0x3 reserved 0x2 reserved							1			
0x1 SIN0										
0x0 P04										

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P1[3:0] Port	0x52a2	D7–6	P13MUX[1:0]	P13 port function select	P13MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P10_13PMUX)					0x1	SPICLK1			
					0x0	P13(EXCL1)			
		D5–4	P12MUX[1:0]	P12 port function select	P12MUX[1:0]	Function	0x0	R/W	1
					0x3	reserved			
					0x2	reserved			
					0x1	SDO1			
					0x0	P12(EXCL0)			
		D3–2	P11MUX[1:0]	P11 port function select	P11MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUTA1/CAPA1			
					0x1	SDI1			
					0x0	P11			
		D1–0	P10MUX[1:0]	P10 port function select	P10MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SDAS			
					0x1	SDAM			
					0x0	P10			
P1[7:4] Port	0x52a3	D7–6	P17MUX[1:0]	P17 port function select	P17MUX[1:0]	Function	0x0	R/W	
unction Select	(8 bits)				0x3	reserved			
Register					0x2	reserved			
(P14_17PMUX)					0x1	P17			
		D.5. 4	Diana and		0x0	DST2		DAM	
		D5–4	P16MUX[1:0]	P16 port function select	P16MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2 0x1	reserved P16			
					0x0	DSIO			
		D3–2	D15MUV[1.0]	P15 port function select	P15MUX[1:0]	Function	0x0	R/W	
		D3-2	PISMOX[1.0]	F 15 point function select	0x3	reserved	0.00	n/ vv	
					0x3 0x2	reserved			
					0x2 0x1	reserved			
					0x0	P15(MSCLK)			
		D1-0	P14MUX[1:0]	P14 port function select	P14MUX[1:0]	Function	0x0	R/W	•
		5.0			0x3	reserved	0.00		
					0x2	TOUTA0/CAPA0			
					0x1	#SPISS1			
					0x0	P14			
P2[3:0] Port	0x52a4	D7–6	P23MUX[1:0]	P23 port function select	P23MUX[1:0]	Function	0x0	R/W	* S1C17565/965
unction Select	(8 bits)	-			0x3	reserved			only
Register	· · · /				0x2	SCLK1*			`
(P20_23PMUX)					0x1	SPISS2			
,					0x0	P23(EXCL2)			
		D5–4	P22MUX[1:0]	P22 port function select	P22MUX[1:0]	Function	0x0	R/W	
			_		0x3	reserved			
					0x2	REMI*			
					0x1	SPICLK2			
					0x0	P22			
		D3–2	P21MUX[1:0]	P21 port function select	P21MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	FOUTB			
					0x1	SDO2			
					0x0	P21			
		D1–0	P20MUX[1:0]	P20 port function select	P20MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUTA2/CAPA2			
					0x1	SDI2			
					0x0	P20			

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
P2[7:4] Port	0x52a5	D7–6	P27MUX[1:0]	P27 port function select	P27MUX[1:0]	Function	0x0	R/W	
Function Select	(8 bits)				0x3	reserved			
Register					0x2	SDAS			
(P24_27PMUX)					0x1	SDAM			
S1C17565/965					0x0	P27			
		D5–4	P26MUX[1:0]	P26 port function select	P26MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	SCLS			
					0x1	SCLM			
					0x0	P26			
		D3–2	P25MUX[1:0]	P25 port function select	P25MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	REMO			
					0x1	SOUT1			
					0x0	P25			
		D1–0	P24MUX[1:0]	P24 port function select	P24MUX[1:0]	Function	0x0	R/W	
					0x3	reserved			
					0x2	TOUTA3/CAPA3			
					0x1	SIN1			
					0x0	P24			

# 0x4020, 0x5322–0x532c

# MISC Registers

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
Prescaler	0x4020	D7–2	-	reserved	-	_	-	-	0 when being read.
Control Register	(8 bits)	D1	PRUND	Run/stop select in debug mode	1 Run	0 Stop	0	R/W	
(MISC_PSC)		D0	-	reserved	-		-	-	0 when being read.
Debug Mode	0x5322	D15–1	–	reserved	-	_	-	-	0 when being read.
Control	(16 bits)								
Register 2 (MISC_DMODE2)		D0	DBRUN2	Run/stop select in debug mode (except PCLK peripheral circuits)	1 Run	0 Stop	0	R/W	
MISC Protect	0x5324	D15–0	PROT[15:0]	MISC register write protect	Writing 0x96 rei	moves the write	0x0	R/W	
Register	(16 bits)				protection of the	MISC regis-			
(MISC_PROT)	. ,				ters (0x5326–0x532a).				
					Writing another value set the				
					write protection				
IRAM Size	0x5326	D15–9	-	reserved	-			-	0 when being read.
Register	(16 bits)		DBADR	Debug base address select	1 0x0	0 0xfffc00	0	R/W	
(MISC_IRAMSZ)		D7	-	reserved	-	-	-	-	0 when being read.
		D6–4	IRAMACTSZ [2:0]	IRAM actual size	0x2 (=	= 4KB)	0x2	R	
		D3	-	reserved	-	-	-	-	0 when being read.
		D2–0	IRAMSZ[2:0]	IRAM size select	IRAMSZ[2:0]	Size	0x2	R/W	
					0x7–0x6	reserved			
					0x5	512B			
					0x4	1KB			
					0x3 0x2	2KB 4KB			
					0x1-0x0	reserved			
Vector Table	0x5328	D15-8	TTBR[15:8]	Vector table base address A[15:8]		-0xff	0x80	R/W	
Address Low	(16 bits)	D13-0	TTBR[7:0]	Vector table base address A[7:0]		< <u>0</u>	0x0	R	
Register	(,	5. 0		(fixed at 0)					
(MISC_TTBRL)				(					
Vector Table	0x532a	D15–8	-	reserved	-	-	-	-	0 when being read.
Address High	(16 bits)	D7–0	TTBR[23:16]	Vector table base address	0x0-	-0xff	0x0	R/W	
Register				A[23:16]					
(MISC_TTBRH)									
PSR Register	0x532c	D15–8	-	reserved	-		-	-	0 when being read.
(MISC_PSR)	(16 bits)	-		PSR interrupt level (IL) bits	0x0 t		0x0	R	
		D4		PSR interrupt enable (IE) bit	1 1 (enable)	0 0 (disable)	0	R	
		D3		PSR carry (C) flag	1 1 (set)	0 0 (cleared)	0	R	
		D2		PSR overflow (V) flag	1 1 (set)	0 0 (cleared)	0	R	
		D1		PSR zero (Z) flag	1 1 (set)	0 0 (cleared)	0	R	
		D0	PSRN	PSR negative (N) flag	1 1 (set)	0 0 (cleared)	0	R	

## 0x5340-0x5346

## **IR Remote Controller**

Register name	Address	Bit	Name	Function		Set	ting	Init.	R/W	Remarks
REMC Configuration	0x5340 (16 bits)	D15–12	CGCLK[3:0]	Carrier generator clock division ratio select		GCLK[3:0]	Division ratio	0x0	R/W	Source clock = PCLK
Register (REMC_CFG) S1C17565/965	(10 5.10)	D11–8	LCCLK[3:0]	Length counter clock division ratio		0xf 0xe 0xd 0xc 0xb 0xa 0xa 0x9 0x8 0x7	reserved 1/16384 1/8192 1/4096 1/2048 1/1024 1/512 1/256 1/128	0x0	R/W	
				select		0x6 0x5 0x4 0x3 0x2 0x1 0x0	1/64 1/32 1/16 1/8 1/4 1/2 1/1			
		D7–2	-	reserved			-	-	-	0 when being read.
			REMMD REMEN	REMC mode select REMC enable		Receive Enable	0 Transmit 0 Disable	0	R/W R/W	
REMC Carrier	0x5342	D15-14	Ĵ_	reserved	1		_	i _	-	0 when being read.
Length Setup	(16 bits)	-		Carrier L length setup		0x0 t	o 0x3f	0x0	R/W	o mon boing road.
Register	( )	D7-6	_	reserved			-	_	_	0 when being read.
(REMC_CAR) S1C17565/965		-	REMCH[5:0]	Carrier H length setup		0x0 t	o 0x3f	0x0	R/W	
REMC Length Counter Register	<b>0x5344</b> (16 bits)	D15–8	REMLEN[7:0]	Transmit/receive data length count (down counter)		0x0 t	o 0xff	0x0	R/W	
(REMC_LCNT)		D7–1	-	reserved		-	-	-	-	0 when being read.
S1C17565/965		D0	REMDT	Transmit/receive data	1	1 (H)	0 0 (L)	0	R/W	
REMC Interrupt	0x5346	D15-11	-	reserved			_	- 1	-	0 when being read.
Control Register	(16 bits)	D10	REMFIF	Falling edge interrupt flag	1	Cause of	0 Cause of	0	R/W	Reset by writing 1.
(REMC_INT)		D9	REMRIF	Rising edge interrupt flag	1	interrupt	interrupt not	0	R/W	1
S1C17565/965		D8	REMUIF	Underflow interrupt flag	1	occurred	occurred	0	R/W	1
		D7–3	-	reserved			-	-	_	0 when being read.
		D2	REMFIE	Falling edge interrupt enable	1	Enable	0 Disable	0	R/W	j
		D1	REMRIE	Rising edge interrupt enable	1	Enable	0 Disable	0	R/W	]
		D0	REMUIE	Underflow interrupt enable	1	Enable	0 Disable	0	R/W	

# 0x5068, 0x5400–0x540c

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A2 Clock	0x5068		CLKDIV	Clock division ratio select		Division ratio		R/W	
Control Register	(8 bits)		[3:0]		CLKDIV[3:0]	OSC3 or OSC	C1		
Ch.0						IOSC			
(T16A_CLK0)					0xf	1/32768 -			
					0xe	1/16384 -			
					0xd	1/8192 –			
					0xc	1/4096 -			
					0xb	1/2048 –			
					0xa	1/1024 –			
					0x9	1/512 -			
					0x8	1/256 1/25	56		
					0x7	1/128 1/12	-		
					0x6	1/64 1/6	64		
					0x5	1/32 1/3	2		
					0x4	1/16 1/1	6		
					0x3	1/8 1/8	в		
					0x2	1/4 1/4	4		
					0x1	1/2 1/2	2		
					0x0	1/1 1/1	1		
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	e 0x0	R/W	* S1C17565/965
			[1:0]		0x3	External cloc	ck		only
					0x2	OSC3*			
					0x1	OSC1			
					0x0	IOSC			
		D1	MULTIMD	Multi-comparator/capture mode select	1 Multi	0 Normal	0	R/W	
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A2 Counter	0x5400	D15–7	-	reserved		-	_		-	_	0 when being read.
Ch.0 Control	(16 bits)	D6	нсм	Half clock mode enable	1	Enable	0	Disable	0	R/W	Ű
Register		D5-4	CCABCNT	Counter select		CABCNT[1:0]		Counter Ch.	0x0	R/W	
(T16A_CTL0)			[1:0]			0x3		Ch.3			
						0x2		Ch.2			
						0x1		Ch.1			
						0x0		Ch.0			
		D3	CBUFEN	Compare buffer enable		Enable		Disable	0	R/W	
		D2	TRMD	Count mode select		One-shot		Repeat	0	R/W	
		D1	PRESET	Counter reset		Reset		Ignored	0	W	0 when being read.
		D0	PRUN	Counter run/stop control	1	Run	<u> </u>	Stop	0	R/W	
T16A2 Counter	0x5402	D15–0	T16ATC	Counter data		0x0 to	0 0	xffff	0x0	R	
Ch.0 Data	(16 bits)		[15:0]	T16ATC15 = MSB							
Register				T16ATC0 = LSB							
(T16A_TC0)											
T16A2	0x5404	D15–12		reserved		-			0x0	-	Do not set to 1.
Comparator/	(16 bits)	D11–10	-	reserved		-	-		_	-	0 when being read.
Capture Ch.0		D9–8	-	reserved			-		0	-	Do not set to 1.
Control Register		D7–6	CAPATRG	Capture A trigger select	C/	APATRG[1:0]	יו	rigger edge	0x0	R/W	
(T16A_CCCTL0)			[1:0]			0x3		1 and ↓			
						0x2		↓ ^			
						0x1		↑			
		D.5. 4	TOUTIND			0x0	$\vdash$	None	0.0	DAM	-
		D5–4	TOUTAMD	TOUTA mode select		OUTAMD[1:0]		Mode B:↑or↓	0x0	R/W	
			[1:0]			0x3 0x2	1 °	ום A:↑or↓ חוף A:↑or↓			
						0x2 0x1		np A: ↑ or ↓ np A: ↑, B:↓			
						0x0	CI	lp A: ⊺, b:↓ Off			
		D3-2	_	reserved		0.00	_	011	_	_	0 when being read.
		D0 2	TOUTAINV	TOUTA invert	1	Invert	0	Normal	0	R/W	o whom boing road.
		D0	CCAMD	T16A CCA register mode select		Capture		Comparator	0	R/W	
T16A2	0x5406	D15-0	CCA[15:0]	Compare/capture A data	1	0x0 to	0 0	xffff	0x0	R/W	
Comparator/	(16 bits)			CCA15 = MSB						-	
Capture Ch.0 A	( ,			CCA0 = LSB							
Data Register											
(T16A_CCA0)											
T16A2	0x5408	D15-0	CCB[15:0]	Compare B data		0x0 to	0 0	xffff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB			2.				
Capture Ch.0 B	ĺ			CCB0 = LSB							
Data Register											
(T16A_CCB0)											
T16A2	0x540a	D15–6	-	reserved		-	_		-	-	0 when being read.
Comparator/	(16 bits)	D5	-	reserved	F		_		0	-	Do not set to 1.
Capture Ch.0		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	-	reserved			-		0	-	Do not set to 1.
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable		Disable	0	R/W	
(T16A_IEN0)		D1	CBIE	Compare B interrupt enable		Enable		Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A2	0x540c	D15–5	-	reserved		-	_		-	-	0 when being read.
Comparator/	(16 bits)	D4	CAPAOWIF	Capture A overwrite interrupt flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
Capture Ch.0		D3	-	reserved			_		-	_	0 when being read.
Interrupt Flag		D2	CAPAIF	Capture A interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D1	CBIF	Compare B interrupt flag		interrupt		interrupt not	0	R/W	
(T16A_IFLG0)		D0	CAIF	Compare A interrupt flag		occurred		occurred	0	R/W	

# 0x5069, 0x5420–0x542c

Register name	Address	Bit	Name	Function	Set	ting	Init.	R/W	Remarks
T16A2 Clock	0x5069	D7-4	CLKDIV	Clock division ratio select		Division ratio	0x0	R/W	
<b>Control Register</b>	(8 bits)	07-4	[3:0]	01000 UNDION 12110 301001	CLKDIV[3:0]	OSC3 or OSC		1.0,00	
Ch.1						IOSC	-		
(T16A_CLK1)					0xf	1/32768 – 1/16384 –			
					0xe 0xd	1/16384 – 1/8192 –			
					0xc	1/4096 -			
					0xb	1/2048 -			
					0xa	1/1024 -			
					0x9	1/512 -			
					0x8	1/256 1/256	6		
					0x7	1/128 1/128	3		
					0x6	1/64 1/64			
					0x5	1/32 1/32			
					0x4	1/16 1/16			
					0x3	1/8 1/8			
					0x2	1/4 1/4			
					0x1 0x0	1/2 1/2 1/1 1/1			
		D3-2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock source	0x0	R/W	* S1C17565/965
		00-2	[1:0]		0x3	External clock	_	10,00	only
					0x3 0x2	OSC3*	1		
					0x1	OSC1			
					0x0	IOSC			
		D1	-	reserved	-			_	
		D0	CLKEN	Count clock enable	1 Enable	0 Disable	0	R/W	
T16A2 Counter	0x5420	D15–7	-	reserved		-	1 -	- 1	0 when being read.
Ch.1 Control	(16 bits)	D6	нсм	Half clock mode enable	1 Enable	0 Disable	0	R/W	j v v
Register		D5–4	CCABCNT	Counter select	CCABCNT[1:0]	Counter Ch.	0x0	R/W	1
(T16A_CTL1)			[1:0]		0x3	Ch.3			
					0x2	Ch.2			
					0x1	Ch.1			
		<b>D</b> 0	ODUEEN	Orman huffen en skie	0x0	Ch.0		DAA	-
		D3 D2	CBUFEN TRMD	Compare buffer enable Count mode select	1 Enable 1 One-shot	0 Disable	0	R/W R/W	-
						0 Repeat			
			DRESET	Counter reset	1 Reset	0 Ignored		\//	10 when heing read
		D1 D0	PRESET	Counter reset	1 Reset	0 Ignored 0 Stop	0	W B/W	0 when being read.
T16A2 Counter	0x5422	D0	PRUN	Counter run/stop control	1 Run	0 Stop	0	R/W	0 when being read.
T16A2 Counter Ch.1 Data	<b>0x5422</b> (16 bits)		PRUN T16ATC	Counter run/stop control Counter data		0 Stop	_		0 when being read.
T16A2 Counter Ch.1 Data Register	<b>0x5422</b> (16 bits)	D0	PRUN	Counter run/stop control	1 Run	0 Stop	0	R/W	0 when being read.
Ch.1 Data		D0	PRUN T16ATC	Counter run/stop control Counter data T16ATC15 = MSB	1 Run	0 Stop	0	R/W	0 when being read.
Ch.1 Data Register		D0	PRUN T16ATC [15:0]	Counter run/stop control Counter data T16ATC15 = MSB	1 Run	0 Stop	0	R/W	0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/	(16 bits) 0x5424	D0 D15–0 D15–12 D11–10	PRUN T16ATC [15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved	1 Run	0 Stop 0 Oxffff	0 0x0 0x0 -	R/W R –	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8	PRUN T16ATC [15:0] - - -	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved reserved	1 Run 0x0 tc	0 Stop 0 Oxffff 	0 0x0 0x0 - 0	R/W R - -	Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15–0 D15–12 D11–10	PRUN T16ATC [15:0] - - - CAPATRG	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved	1 Run 0x0 tc	0 Stop 0 0xffff - - - Trigger edge	0 0x0 0x0 -	R/W R –	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8	PRUN T16ATC [15:0] - - -	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved reserved	1 Run 0x0 tc 	0 Stop 0xffff - - - Trigger edge ↑ and ↓	0 0x0 0x0 - 0	R/W R - -	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8	PRUN T16ATC [15:0] - - - CAPATRG	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved reserved	1 Run 0x0 tc 	0 Stop 0xffff - - Trigger edge ↑ and ↓	0 0x0 0x0 - 0	R/W R - -	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8	PRUN T16ATC [15:0] - - - CAPATRG	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved reserved	1 Run 0x0 tc 	0 Stop 0xffff - - - - - - - - - - - - - - - - -	0 0x0 0x0 - 0	R/W R - -	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8	PRUN T16ATC [15:0] - - - CAPATRG	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved reserved	1 Run 0x0 tc 	0 Stop 0xffff - - - - Trigger edge ↑ and ↓ ↓ None	0 0x0 0x0 - 0	R/W R - -	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8 D7-6	PRUN T16ATC [15:0] - - - CAPATRG [1:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select	1 Run 0x0 tc 	0 Stop 0xffff - - - - - - - - - - - - - - - - -	0 0x0 0x0 - 0 0x0	R/W R - - R/W	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8 D7-6	PRUN T16ATC [15:0] - - - CAPATRG [1:0] TOUTAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff - - - - - - - - - - - - -	0 0x0 0x0 - 0 0x0	R/W R - - R/W	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8 D7-6	PRUN T16ATC [15:0] - - - CAPATRG [1:0] TOUTAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff - - - - - - - - - - - - -	0 0x0 0x0 - 0 0x0	R/W R - - R/W	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4	PRUN T16ATC [15:0] - - - CAPATRG [1:0] TOUTAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select TOUTA mode select	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff - - - - - - - - - - - - -	0 0x0 - 0x0 0x0 0x0 0x0	R/W R - - R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] -	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 0x0 0x0 0x0	R/W R - - R/W R/W	Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register	(16 bits) 0x5424	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 0x0 0x0 0x0 0x0	R/W R - - R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1)	(16 bits) 0x5424 (16 bits)	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert T16A_CCA register mode select	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0	R/W R - - R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1)	(16 bits) 0x5424 (16 bits) 0x5426	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert T16A_CCA register mode select Compare/capture A data	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 0x0 0x0 0x0 0x0	R/W R - - R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 CCTL1)	(16 bits) 0x5424 (16 bits)	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0	R/W R - - R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 CCTL1)	(16 bits) 0x5424 (16 bits) 0x5426	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert T16A_CCA register mode select Compare/capture A data	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0	R/W R - - R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register	(16 bits) 0x5424 (16 bits) 0x5426	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0	R/W R - - R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 CCTL1)	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits)	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 0x0 - 0x0 0x0 0x0	R/W R - - R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0 - 0x0	R/W R - - R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1)	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits)	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 0x0 - 0x0 0x0 0x0	R/W R - - R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B Data Register	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data CCB15 = MSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 0x0 - 0x0 0x0 0x0	R/W R - - R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data CCB15 = MSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 0x0 - 0x0 0x0 0x0	R/W R - - R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B Data Register	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data CCB15 = MSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 0x0 - 0x0 0x0 0x0	R/W R - - R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1) T16A2 Comparator/ Capture Ch.1 B	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428 (16 bits)	D0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D15-0 D15-0 D15-0 D15-0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select Compare/capture A data CCA15 = MSB CCA0 = LSB CCB0 = LSB	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 - 0x0 0x0 0x0 0x0	R/W R - - R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1) T16A2 Comparator/ Capture Ch.1 B	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428 (16 bits) 0x5428 (16 bits)	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data CCB15 = MSB CCB0 = LSB reserved reserved reserved reserved reserved reserved capture A overwrite interrupt enable	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 - 0x0 - 0x0 - 0x0 0x0	R/W R - - R/W R/W R/W R/W R/W R/W	Do not set to 1. 0 when being read. 0 when being read. 0 when being read. 0 when being read. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1)	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428 (16 bits) 0x5428 (16 bits)	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAINV [1:0] - TOUTAINV CCAMD CCA[15:0] CCB[15:0] - - - CAPAOWIE -	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data CCB15 = MSB CCB0 = LSB reserved reserved reserved Capture A overwrite interrupt enable reserved Capture A overwrite interrupt enable reserved	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 - 0x0 - 0x0 0x0 0	R/W R - - R/W R/W R/W R/W R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1. 0 when being read. 0 when being read. 0 when being read.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1) T16A2	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428 (16 bits) 0x5428 (16 bits)	D0 D15–12 D11–10 D9–8 D7–6 D5–4 D5–4 D3–2 D1 D0 D15–0 D15–0 D15–0 D15–0 D15–0 D15–0 D15–0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAIND [1:0] - TOUTAINV CCAMD CCA[15:0] CCB[15:0] - - CAPAOWIE - CAPAIE	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data CCB15 = MSB CCB0 = LSB reserved reserved Capture A overwrite interrupt enable reserved Capture A overwrite interrupt enable	1 Run 0x0 tc 0x0 tc 	0 Stop 0 Stop 0 xffff - - - - - - - - - - - - -	0x0 0x0 - 0x0 - 0x0 0x0 0x0 0x0	R/W R - - - R/W R/W R/W R/W R/W R/W R/W R/W	Do not set to 1. 0 when being read. 0 when being read. 0 when being read. 0 when being read. Do not set to 1. Do not set to 1.
Ch.1 Data Register (T16A_TC1) T16A2 Comparator/ Capture Ch.1 Control Register (T16A_CCCTL1) T16A2 Comparator/ Capture Ch.1 A Data Register (T16A_CCA1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1) T16A2 Comparator/ Capture Ch.1 B Data Register (T16A_CCB1)	(16 bits) 0x5424 (16 bits) 0x5426 (16 bits) 0x5428 (16 bits) 0x5428 (16 bits)	D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0 D15-0	PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAINV [1:0] - TOUTAINV CCAMD CCA[15:0] CCB[15:0] - - - CAPAOWIE -	Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data CCB15 = MSB CCB0 = LSB reserved reserved reserved Capture A overwrite interrupt enable reserved Capture A overwrite interrupt enable reserved	1 Run 0x0 tc 0x0 tc 	0 Stop 0xffff 	0x0 0x0 - 0x0 - 0x0 - 0x0 0x0 0	R/W R - - R/W R/W R/W R/W R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1. 0 when being read. 0 when being read. 0 when being read. Do not set to 1. Do not set to 1.

Register name	Address	Bit	Name	Function		Set	ting	g	Init.	R/W	Remarks
T16A2	0x542c	D15–5	-	reserved	Γ	-	_		-	-	0 when being read.
Comparator/	(16 bits)	D4	CAPAOWIF	Capture A overwrite interrupt flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
Capture Ch.1		D3	-	reserved		-	_		-	-	0 when being read.
Interrupt Flag		D2	CAPAIF	Capture A interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D1	CBIF	Compare B interrupt flag	]	interrupt		interrupt not	0	R/W	
(T16A_IFLG1)		D0	CAIF	Compare A interrupt flag	1	occurred		occurred	0	R/W	

# 0x506a, 0x5440–0x544c

Register name	Address	Bit	Name	Function	Set	ting		Init.	R/W	Remarks
T16A2 Clock	0x506a	D7–4	CLKDIV	Clock division ratio select		Division	ratio	0x0	R/W	
Control Register	(8 bits)		[3:0]		CLKDIV[3:0]	OSC3 or	OSC1			
Ch.2						IOSC				
(T16A_CLK2)					0xf	1/32768	-			
					0xe 0xd	1/16384 1/8192	-			
					0xc	1/8192				
					0xb	1/2048	_			
					0xa	1/1024	_			
					0x9	1/512	-			
					0x8	1/256	1/256			
					0x7	1/128	1/128			
					0x6 0x5	1/64	1/64 1/32			
					0x5 0x4	1/32 1/16	1/32			
					0x3	1/8	1/8			
					0x2	1/4	1/4			
					0x1	1/2	1/2			
					0x0	1/1	1/1			
		D3–2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock so		0x0	R/W	* S1C17565/965
			[1:0]		0x3 0x2	External OSC				only
					0x2 0x1	OSC				
					0x0	105				
		D1	-	reserved	-	-		-	-	
		D0	CLKEN	Count clock enable	1 Enable	0 Disab	le	0	R/W	
T16A2 Counter	0x5440	D15–7	-	reserved	-	-		-	-	0 when being read.
Ch.2 Control	(16 bits)	D6	HCM	Half clock mode enable	1 Enable	0 Disab		0	R/W	
Register (T16A_CTL2)		D5–4	CCABCNT [1:0]	Counter select	CCABCNT[1:0] 0x3	Counte Ch.		0x0	R/W	
			[1.0]		0x3 0x2	Ch.				
					0x1	Ch.				
					0x0	Ch.				
		D3	CBUFEN	Compare buffer enable	1 Enable	0 Disab		0	R/W	
1 1		-					-			
		D2	TRMD	Count mode select	1 One-shot	0 Repea	at	0	R/W	
		D2 D1	TRMD PRESET	Count mode select Counter reset	1 One-shot 1 Reset	0 Repea 0 Ignore	at	0 0	R/W W	0 when being read.
T16A2 Counter	0x5442	D2 D1 D0	TRMD PRESET PRUN	Count mode select Counter reset Counter run/stop control	1 One-shot 1 Reset 1 Run	0 Repea 0 Ignore 0 Stop	at	0 0 0	R/W W R/W	0 when being read.
T16A2 Counter Ch.2 Data	<b>0x5442</b> (16 bits)	D2 D1	TRMD PRESET PRUN T16ATC	Count mode select Counter reset	1 One-shot 1 Reset 1 Run	0 Repea 0 Ignore	at	0 0	R/W W	0 when being read.
		D2 D1 D0	TRMD PRESET PRUN	Count mode select Counter reset Counter run/stop control Counter data	1 One-shot 1 Reset 1 Run	0 Repea 0 Ignore 0 Stop	at	0 0 0	R/W W R/W	0 when being read.
Ch.2 Data		D2 D1 D0	TRMD PRESET PRUN T16ATC	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB	1 One-shot 1 Reset 1 Run	0 Repea 0 Ignore 0 Stop	at	0 0 0	R/W W R/W	0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12	TRMD PRESET PRUN T16ATC [15:0]	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved	1 One-shot 1 Reset 1 Run	0 Repea 0 Ignore 0 Stop	at	0 0 0x0 0x0	R/W W R/W R	Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/	(16 bits)	D2 D1 D0 D15–0 D15–12 D11–10	TRMD PRESET PRUN T16ATC [15:0]	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved	1 One-shot 1 Reset 1 Run	0 Repea 0 Ignore 0 Stop	at	0 0 0x0 0x0 -	R/W W R/W R -	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8	TRMD PRESET PRUN T16ATC [15:0] - - -	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved	1 One-shot 1 Reset 1 Run 0x0 to	0 Repea 0 Ignore 0 Stop 0 Oxffff	at ed	0 0 0x0 0x0 - 0	R/W W R/W R -	Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved	1 One-shot 1 Reset 1 Run	0 Repea 0 Ignore 0 Stop	edge	0 0 0x0 0x0 -	R/W W R/W R -	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8	TRMD PRESET PRUN T16ATC [15:0] - - -	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2	0 Repea 0 Ignore 0 Stop 0 0xffff - - - - - - - - - - - - - - - - -	edge	0 0 0x0 0x0 - 0	R/W W R/W R -	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2 0x1	0 Repea 0 Ignore 0 Stop 0 Oxffff - - - - - - - - - - - - -	at ed edge t↓	0 0 0x0 0x0 - 0	R/W W R/W R -	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8 D7–6	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG [1:0]	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2 0x1 0x0	0 Repea 0 Ignore 0 Stop 0 Oxffff - - - - - - - - - - - - -	at ed edge 1↓	0 0 0x0 0x0 - 0 0x0	R/W W R/W R - - - - R/W	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0]	0 Repea 0 Ignore 0 Stop 0 Oxffff - - - - - - - - - - - - -	at ed edge d↓ le	0 0 0x0 0x0 - 0	R/W W R/W R -	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8 D7–6	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG [1:0]	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2 0x1 0x0	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - Trigger ↑ and ↓ ↑ Non Mod cmp B: ↑	at ed edge d↓ le or↓	0 0 0x0 0x0 - 0 0x0	R/W W R/W R - - - - R/W	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8 D7–6	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x3	0 Repea 0 Ignore 0 Stop 0 Oxffff - - - - - - - - - - - - -	at ed edge d↓ le or↓ or↓	0 0 0x0 0x0 - 0 0x0	R/W W R/W R - - - - R/W	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15–0 D15–12 D11–10 D9–8 D7–6 D5–4	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved reserved Capture A trigger select TOUTA mode select	1 One-shot 1 Reset 1 Run 0x0 to 0x0 to CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x3 0x2 0x1	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - Trigger ↑ Non Mood cmp B: ↑ cmp A: ↑	at ed edge d↓ ee le or↓ , B:↓	0 0 0x0 - 0x0 0x0 0x0	R/W W R/W R - - - - R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15-0 D15-12 D15-12 D15-12 D15-12 D9-8 D7-6 D5-4 D5-4	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0]	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x3 0x2 0x1 0x0 0x0 0x0	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxfff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d\downarrow \\ f \\ e \\ e \\ e \\ f \\ f \\ f \\ f \\ f \\ f$	0 0 0x0 - 0x0 0x0 0x0	R/W W R/W R R R/W	Do not set to 1. 0 when being read.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert	1 One-shot 1 Reset 1 Run 0x0 to CAPATRG[1:0] 0x3 0x2 0x1 0x0 TOUTAMD[1:0] 0x3 0x2 0x1 0x0 1 Invert	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0x0 - 0 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2)	(16 bits) 0x5444 (16 bits)	D2 D1 D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert T16A_CCA register mode select	1         One-shot           1         Reset           1         Run           0x0 tc         0x0 tc           c         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           TOUTAMD[1:0]         0x3           0x2         0x1           0x0         1           1         Invert           1         Capture	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0x0 - 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register	(16 bits) 0x5444	D2 D1 D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved TOUTA invert	1         One-shot           1         Reset           1         Run           0x0 tc         0x0 tc           c         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           TOUTAMD[1:0]         0x3           0x2         0x1           0x0         1           1         Invert           1         Capture	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0x0 - 0 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2)	(16 bits) 0x5444 (16 bits) 0x5446	D2 D1 D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Count mode select Counter reset Counter reset Counter rata T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select reserved reserved TOUTA invert T16A_CCA register mode select Compare/capture A data	1         One-shot           1         Reset           1         Run           0x0 tc         0x0 tc           c         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           TOUTAMD[1:0]         0x3           0x2         0x1           0x0         1           1         Invert           1         Capture	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0x0 - 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2) T16A2 Comparator/ Capture Ch.2 A Data Register	(16 bits) 0x5444 (16 bits) 0x5446	D2 D1 D0 D15-0 D15-12 D11-10 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Counter reset Counter reset Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select Capture A trigger select TOUTA mode select TOUTA mode select Compare/capture A data CCA15 = MSB	1         One-shot           1         Reset           1         Run           0x0 tc         0x0 tc           c         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           TOUTAMD[1:0]         0x3           0x2         0x1           0x0         1           1         Invert           1         Capture	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0x0 - 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2) T16A2 Comparator/ Capture Ch.2 A Data Register (T16A_CCA2)	(16 bits) 0x5444 (16 bits) 0x5446 (16 bits)	D2 D1 D0 D15-0 D15-0 D15-0 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Count mode select Counter reset Counter run/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB	1         One-shot           1         Reset           1         Run           1         Run           0x0 tc         0x0 tc           c         0x0 tc           CAPATRG[1:0]         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           1         Invert           1         Capture           0x0 tc         0x0 tc	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0 0x0 - 0 0 0x0 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2) T16A2 Comparator/ Capture Ch.2 Comparator/ Capture Ch.2 Data Register (T16A_CCA2) T16A2	(16 bits) 0x5444 (16 bits) 0x5446 (16 bits) 0x5448	D2 D1 D0 D15-0 D15-0 D15-0 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	TRMD PRESET PRUN T16ATC [15:0] - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD	Count mode select Counter reset Counter reset Counter rata T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data	1         One-shot           1         Reset           1         Run           1         Run           0x0 tc         0x0 tc           c         0x0 tc           CAPATRG[1:0]         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           1         Invert           1         Capture           0x0 tc         0x0 tc	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0x0 - 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2) T16A2 Comparator/ Capture Ch.2 A Data Register (T16A_CCA2) T16A2 Comparator/	(16 bits) 0x5444 (16 bits) 0x5446 (16 bits)	D2 D1 D0 D15-0 D15-0 D15-0 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter reset Counter reset Counter reset Counter ran/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select Compare/capture A data CCA15 = MSB Compare B data CCB15 = MSB	1         One-shot           1         Reset           1         Run           1         Run           0x0 tc         0x0 tc           c         0x0 tc           CAPATRG[1:0]         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           1         Invert           1         Capture           0x0 tc         0x0 tc	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0 0x0 - 0 0 0x0 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2) T16A2 Comparator/ Capture Ch.2 A Data Register (T16A_CCA2) T16A2 Comparator/ Capture Ch.2 B	(16 bits) 0x5444 (16 bits) 0x5446 (16 bits) 0x5448	D2 D1 D0 D15-0 D15-0 D15-0 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Count mode select Counter reset Counter reset Counter rata T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select TOUTA invert T16A_CCA register mode select Compare/capture A data CCA15 = MSB CCA0 = LSB Compare B data	1         One-shot           1         Reset           1         Run           1         Run           0x0 tc         0x0 tc           c         0x0 tc           CAPATRG[1:0]         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           1         Invert           1         Capture           0x0 tc         0x0 tc	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0 0x0 - 0 0 0x0 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.
Ch.2 Data Register (T16A_TC2) T16A2 Comparator/ Capture Ch.2 Control Register (T16A_CCCTL2) T16A2 Comparator/ Capture Ch.2 A Data Register (T16A_CCA2) T16A2 Comparator/	(16 bits) 0x5444 (16 bits) 0x5446 (16 bits) 0x5448	D2 D1 D0 D15-0 D15-0 D15-0 D9-8 D7-6 D5-4 D5-4 D3-2 D1 D0 D15-0	TRMD PRESET PRUN T16ATC [15:0] - - - CAPATRG [1:0] TOUTAMD [1:0] - TOUTAINV CCAMD CCA[15:0]	Counter reset Counter reset Counter reset Counter ran/stop control Counter data T16ATC15 = MSB T16ATC0 = LSB reserved reserved Capture A trigger select TOUTA mode select TOUTA mode select Compare/capture A data CCA15 = MSB Compare B data CCB15 = MSB	1         One-shot           1         Reset           1         Run           1         Run           0x0 tc         0x0 tc           c         0x0 tc           CAPATRG[1:0]         0x3           0x2         0x1           0x0         TOUTAMD[1:0]           0x3         0x2           0x1         0x0           1         Invert           1         Capture           0x0 tc         0x0 tc	0 Repea 0 Ignore 0 Stop 0 Stop 0 oxffff - - - - - - - - - - - - -	$\begin{array}{c} at \\ ad \\ \hline \\ edge \\ d \\ $	0 0 0 0x0 - 0 0 0x0 0x0 0x0 0x0 0x0	R/W W R/W R R R/W R/W R/W R/W	Do not set to 1. 0 when being read. Do not set to 1.

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A2	0x544a	D15–6	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D5	-	reserved		-	-		0	-	Do not set to 1.
Capture Ch.2		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	-	reserved		-	-		0	-	Do not set to 1.
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN2)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A2	0x544c	D15–5	-	reserved		-	-		-	-	0 when being read.
Comparator/	(16 bits)	D4	CAPAOWIF	Capture A overwrite interrupt flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
Capture Ch.2		D3	-	reserved		-	-		-	-	0 when being read.
Interrupt Flag		D2	CAPAIF	Capture A interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D1	CBIF	Compare B interrupt flag	interrupt interrupt not		0	R/W			
(T16A_IFLG2)		D0	CAIF	Compare A interrupt flag	occurred occurred			0	R/W		

# 0x506b, 0x5460–0x546c

Register name	Address	Bit	Name	Function	Set	ting		Init.	R/W	Remarks
T16A2 Clock	0x506b	D7–4	CLKDIV	Clock division ratio select		Division	ratio	0x0	R/W	
Control Register	(8 bits)		[3:0]		CLKDIV[3:0]	OSC3 or				
Ch.3	(• • • • • • • •					IOSC				
(T16A_CLK3)					0xf	1/32768	-			
· · _ · · /					0xe	1/16384	-			
					0xd	1/8192	-			
					0xc	1/4096	_			
					0xb	1/2048	_			
					0xa	1/1024	-			
					0x9	1/512	_			
					0x8	1/256	1/256			
					0x7	1/128	1/128			
					0x6	1/64	1/64			
					0x5	1/32	1/32			
					0x4	1/16	1/16			
					0x3	1/8	1/8			
					0x2	1/4	1/4			
					0x1	1/2	1/2			
					0x0	1/1	1/1			
		D3-2	CLKSRC	Clock source select	CLKSRC[1:0]	Clock sc		0x0	R/W	* S1C17565/965
			[1:0]		0x3	External				only
					0x2	OSC				
					0x1	OSC				
					0x0	IOSC				
		D1	_	reserved	-	-		-	_	
		D0	CLKEN	Count clock enable	1 Enable	0 Disab	le	0	R/W	
T16A2 Counter	0x5460	D15–7	-	reserved	-	_		-	-	0 when being read.
Ch.3 Control	(16 bits)	D6	нсм	Half clock mode enable	1 Enable	0 Disabl	е	0	R/W	
Register		D5–4	CCABCNT	Counter select	CCABCNT[1:0]	Counter	r Ch.	0x0	R/W	
(T16A_CTL3)			[1:0]		0x3	Ch.3				
					0x2	Ch.2				
					0x1	Ch.1				
					0x0	Ch.(				
		D3	CBUFEN	Compare buffer enable	1 Enable	0 Disabl		0	R/W	
		D2	TRMD	Count mode select	1 One-shot	0 Repea		0	R/W	
		D1	PRESET	Counter reset	1 Reset	0 Ignore	d	0	W	0 when being read.
		D0	PRUN	Counter run/stop control	1 Run	0 Stop		0	R/W	
T16A2 Counter	0x5462	D15–0	T16ATC	Counter data	0x0 to	o Oxffff		0x0	R	
Ch.3 Data	(16 bits)		[15:0]	T16ATC15 = MSB						
Register				T16ATC0 = LSB						
(T16A_TC3) T16A2	0x5464	D15–12	_	reserved	I			0x0		Do not set to 1.
Comparator/	(16 bits)	D15-12 D11-10	_	reserved		_		0x0	_	0 when being read.
Capture Ch.3	(10 013)	D11-10 D9-8	_	reserved		_		0	_	Do not set to 1.
Control Register			CAPATRG	Capture A trigger select	CAPATRG[1:0]	- Trigger e	edue	0x0	_ R/W	
(T16A_CCCTL3)		2, 0	[1:0]		0x3	1 1 and		0.00		
					0x2		· /			
					0x1	Ì				
					0x0	Non	e l			
		D5–4	TOUTAMD	TOUTA mode select	TOUTAMD[1:0]	Mod	-	0x0	R/W	1
			[1:0]		0x3	cmp B:↑		-		
					0x2	cmp A: ↑				
					0x1	cmp A: ↑,				
					0x0	Off				
		D3–2	-	reserved				_	-	0 when being read.
		D1	TOUTAINV	TOUTA invert	1 Invert	0 Norma		0	R/W	
		D0	CCAMD	T16A_CCA register mode select	1 Capture	0 Compa	arator	0	R/W	

Register name	Address	Bit	Name	Function		Set	tin	g	Init.	R/W	Remarks
T16A2	0x5466	D15-0	CCA[15:0]	Compare/capture A data		0x0 to	o 0:	dfff	0x0	R/W	
Comparator/	(16 bits)			CCA15 = MSB							
Capture Ch.3 A	· · ·			CCA0 = LSB							
Data Register											
(T16A_CCA3)											
T16A2	0x5468	D15–0	CCB[15:0]	Compare B data		0x0 to	o 0:	xffff	0x0	R/W	
Comparator/	(16 bits)			CCB15 = MSB							
Capture Ch.3 B	· · ·			CCB0 = LSB							
Data Register											
(T16A_CCB3)											
T16A2	0x546a	D15–6	-	reserved			_		-	-	0 when being read.
Comparator/	(16 bits)	D5	_	reserved			_		0	-	Do not set to 1.
Capture Ch.3		D4	CAPAOWIE	Capture A overwrite interrupt enable	1	Enable	0	Disable	0	R/W	
Interrupt Enable		D3	-	reserved			_		0	-	Do not set to 1.
Register		D2	CAPAIE	Capture A interrupt enable	1	Enable	0	Disable	0	R/W	
(T16A_IEN3)		D1	CBIE	Compare B interrupt enable	1	Enable	0	Disable	0	R/W	
		D0	CAIE	Compare A interrupt enable	1	Enable	0	Disable	0	R/W	
T16A2	0x546c	D15–5	-	reserved			_		-	-	0 when being read.
Comparator/	(16 bits)	D4	CAPAOWIF	Capture A overwrite interrupt flag	1	Occurred	0	Not occurred	0	R/W	Reset by writing 1.
Capture Ch.3		D3	-	reserved			_		-	-	0 when being read.
Interrupt Flag		D2	CAPAIF	Capture A interrupt flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
Register		D1	CBIF	Compare B interrupt flag		interrupt		interrupt not	0	R/W	
(T16A_IFLG3)		D0	CAIF	Compare A interrupt flag		occurred		occurred	0	R/W	

## 0x54b0

#### Register name Address Bit Name Function Setting Init. R/W Remarks 0x54b0 0 when being read. FLASHC Read D15-2 reserved \_ \_ Wait Control (16 bits) RDWAIT Flash read wait cycle RDWAIT[1:0] Wait 0x3 R/W D1–0 Register [1:0] 0x3 2 wait (FLASHC\_ WAIT) 1 wait 0x2 0x1 No wait 0x0 reserved

# 0x5071, 0x5500-0x551c

## 12-bit A/D Converter

Flash Controller

Register name	Address	Bit	Name	Function		Set	ting	9	Init.	R/W	Remarks
ADC12SA2	0x5071	D7	-	reserved			-		-	_	0 when being read.
Clock Control	(8 bits)	D6–4	CLKDIV	Clock division ratio select	(	CLKDIV[2:0]	D	ivision ratio	0x0	R/W	
Register			[2:0]			0x7–0x5		reserved			
(ADC12_CLK)						0x4		1/6			
S1C17565/965						0x3		1/8			
						0x2		1/4			
						0x1		1/2			
						0x0		1/1			
		D3–2	CLKSRC	Clock source select	С	LKSRC[1:0]		lock source	0x0	R/W	
			[1:0]			0x3	N	ISCLK (ext)			
						0x2		OSC3			
						0x1		reserved			
		54				0x0		IOSC			
		D1	-	reserved		-	-		-	-	0 when being read.
		D0	CLKEN	Clock enable	1	Enable	0	Disable	0	R/W	
ADC12SA2	0x5500	D15–7	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D6	STMD	Measurement result storing mode		AIND[15:4]		AIND[11:0]	0	R/W	
(ADC12_CTL0)		D5	AFETS	Measurement trigger select	_	T16A2 Ch.3			0	R/W	
S1C17565/965		D4	AFEMS	Measurement mode select	1	Continuous	0	Single	0	R/W	
		D3	-	reserved		-	-	1	-	-	0 when being read.
		D2	SOFTST	Software trigger		Start	0	-	0	R/W	
		D1	CTLSTP	Measurement termination		Stop	0	-	0	R/W	
		D0	CTLEN	Measurement trigger enable	1	Enable	0	Disable	0	R/W	
ADC12SA2	0x5502	D15–13		reserved			-		-	-	0 when being read.
Measurement	(16 bits)	D12	MS_A8	AIN8 measurement enable		Enable	_	Disable	0	R/W	
Channel		D11	MS_A7	AIN7 measurement enable		Enable	-	Disable	0	R/W	
Register		D10	MS_A6	AIN6 measurement enable		Enable	-	Disable	0	R/W	
(ADC12_CTL1) S1C17565/965		D9	MS_A35	AIN3–5 measurement enable	1	Enable	0	Disable	0	R/W	
5101/202/902		D8–6	-	reserved		-	-		-	_	0 when being read.
		D5	MSBUSY	Measurement busy status flag	-	Busy	-	Idle	0	R	
		D4	MST_A8	AIN8 measurement status flag	<u> </u>	Running	_	Standby	0	R	
		D3	MST_A7	AIN7 measurement status flag	1	Running	_	Standby	0	R	]
		D2	MST_A6	AIN6 measurement status flag	1	Running		Standby	0	R	
		D1	MST_A35	AIN3–5 measurement status flag	1	Running	0	Standby	0	R	
		D0	-	reserved		-	-		-	-	0 when being read.

Register name	Address	Bit	Name	Function		Set	ttin	g	Init.	R/W	Remarks
ADC12SA2	0x5504	D15–14	_	reserved			_		-	-	0 when being read.
Interrupt	(16 bits)	D13	IF_ALL	All channels completion int. flag	1	Cause of	0	Cause of	0	R/W	Reset by writing 1.
<b>Control Register</b>		D12	IF_A8	AIN8 completion interrupt flag	1	interrupt		interrupt not	0	R/W	
(ADC12_INT)		D11	IF_A7	AIN7 completion interrupt flag	1	occurred		occurred	0	R/W	1
S1C17565/965		D10	IF_A6	AIN6 completion interrupt flag	1				0	R/W	1
		D9	IF_A35	AIN3-5 completion interrupt flag	1				0	R/W	1
		D8–6	-	reserved			-		-	-	0 when being read.
		D5	IEN_ALL	All channels completion int. enable	1	Enable	0	Disable	0	R/W	
		D4	IEN_A8	AIN8 completion interrupt enable	1	Enable	0	Disable	0	R/W	
		D3	IEN_A7	AIN7 completion interrupt enable	1	Enable	0	Disable	0	R/W	
		D2	IEN_A6	AIN6 completion interrupt enable	_	Enable		Disable	0	R/W	
		D1	IEN_A35	AIN3–5 completion int. enable	1	Enable	0	Disable	0	R/W	
		D0	-	reserved			-		-	-	0 when being read.
ADC12SA2	0x550a	D15-4	_	reserved			_		-	-	0 when being read.
Power Control	(16 bits)										
Register	. ,	D3	RG_BE	Reference voltage source enable	1	Enable	0	Disable	0	R/W	
(ADC12_ACTL)		D2	RG_CE	AVDD enable	1	Enable	0	Disable	0	R/W	1
S1C17565/965		D1-0	-	reserved			_		-	-	0 when being read.
ADC12SA2 AIN3	0x5512	D15–0	AIND[15:0]	Measurement data	F	0x0 t	0.0	vfff	0x0	R	
Measurement	(16 bits)	010 0		AIND[11:0] are effective when		0,01	.0 0	All I	UNU		
Result Register	(10 bit3)			STMD = 0 (AIND[15:12] = 0)							
(ADC12 AIN3D)				AIND[15:4] are effective when							
S1C17565/965				STMD = 1 (AIND[3:0] = 0)							
ADC12SA2 AIN4	0x5514	D15 0	AIND[15:0]	Measurement data		0x0 t	0.0		0x0	R	
Measurement	(16 bits)	D15-0	AIND[15.0]	AIND[11:0] are effective when		0.001	0.0	XIII	0.00	n	
Result Register	(10 bits)			STMD = 0 (AIND[15:12] = 0)							
(ADC12 AIN4D)				AIND[15:4] are effective when							
S1C17565/965				STMD = 1 (AIND[3:0] = 0)							
ADC12SA2 AIN5	0x5516	D15 0	AIND[15:0]	Measurement data		0x0 t			0x0	R	
Measurement	(16 bits)	D15-0	AIND[15.0]	AIND[11:0] are effective when		0.001	0.0	XIII	0.00	n	
Result Register	(16 bits)			STMD = 0 (AIND[15:12] = 0)							
(ADC12 AIN5D)				AIND[15:4] are effective when							
S1C17565/965				STMD = 1 (AIND[3:0] = 0)							
	0.5540				<u> </u>	0.01			00		
ADC12SA2 AIN6	0x5518	D15–0	AIND[15:0]	Measurement data		0x0 t	0 0	xIII	0x0	R	
Measurement Result Register	(16 bits)			AIND[11:0] are effective when							
• • •				STMD = 0 (AIND[15:12] = 0)							
(ADC12_AIN6D) S1C17565/965				AIND[15:4] are effective when STMD = 1 (AIND[3:0] = 0)							
	0.554	D45 0				0.01			00		1
ADC12SA2 AIN7	0x551a	D15-0	AIND[15:0]	Measurement data		0x0 t	0 0	xIII	0x0	R	
Measurement	(16 bits)			AIND[11:0] are effective when							
Result Register				STMD = 0 (AIND[15:12] = 0)							
(ADC12_AIN7D) S1C17565/965				AIND[15:4] are effective when $STMD = 1$ (AIND[2:0] = 0)							
	0 == :	D45 (		STMD = 1 (AIND[3:0] = 0)					0.5		
ADC12SA2 AIN8	0x551c	D15–0	AIND[15:0]	Measurement data		0x0 t	to 0	xttt	0x0	R	
Measurement	(16 bits)			AIND[11:0] are effective when							
Result Register				STMD = 0 (AIND[15:12] = 0)							
(ADC12_AIN8D)				AIND[15:4] are effective when							
S1C17565/965			l	STMD = 1 (AIND[3:0] = 0)							

# 0x6040-0x605c

# 16-bit SPI

Register name	Address	Bit	Name	Function		Set	ting		Init.	R/W	Remarks
SPI16 Receive	0x6040	D15–0	SPIRXD	SPI16 receive data	0x0 to 0xffff			ff	0x0	R	
Data Register	(16 bits)		[15:0]	SPIRXD0 = LSB							
(SPI16_RXD)											
SPI16 Transmit	0x6044	D15-0	SPITXD	SPI16 transmit data	0x0 to 0xffff		ff	0x0	R/W		
Data Register	(16 bits)		[15:0]	SPITXD0 = LSB							
(SPI16_TXD)											
SPI16 Control	0x6048	D15	_	reserved		-	_		-	-	0 when being read.
Register 1	(16 bits)	D14–10	BPT[4:0]	Data bit length setting		BPT[4:0]	Data	t bit length	0x0	R/W	
(SPI16_CTL1)						Oxf		16 bits			
						:		:			
						0x1		2 bits			
						0x0		1 bit			
		D9	СРНА	Clock phase select	1	Phase 1	0 P	hase 0	0	R/W	
		D8	CPOL	Clock polarity select	1	Active low	0 A	ctive high	0	R/W	
		D7	-	reserved		-	_		-	-	0 when being read.
		D6	MCBR[2:0]	Master clock bit rate setting	fsi	PICLK2 = fPCLK	⟨ <b>/(</b> 4×2	(MCBR[2:0])	0x0	R/W	Master mode only
		D3–2	-	reserved	-			-	-	0 when being read.	
		D1	MODE	Master/slave mode select	1	Master	0 S	lave	0	R/W	
		D0	ENA	SPI16 enable	1 Enable 0 Disable		lisable	0	R/W		

Register name	Address	Bit	Name	Function		Set	ting	)	Init.	R/W	Remarks
SPI16 Control	0x604c	D15–11	-	reserved			-		-	-	0 when being read.
Register 2	(16 bits)	D10	SS	Slave select control	1	Select	0	Deselect	0	R/W	Slave mode only
(SPI16_CTL2)		D9	SSP	Slave select signal polarity select	1	Active high	0	Active low	0	R/W	
		D8	SSC	Slave select pin enable	1	Enable	0	Disable	0	R/W	
		D7–0	-	reserved		-	-		-	-	0 when being read.
SPI16 Wait	0x6050	D15-11	SPIW[15:0]	SPI wait cycle control	0 to 65535		0x0	R/W	Master mode only		
Register	(16 bits)				(SPI clock cycle)						
(SPI16_WAIT)											
SPI16 Status	0x6054	D15–7	-	reserved		-	_		-	-	0 when being read.
Register	(16 bits)	D6	BSYF	Transfer busy flag	1	Busy	0	Idle	0	R	Master mode only
(SPI16_STAT)		D5	-	reserved		-	-		-	-	0 when being read.
		D4	TDEF	Transmit buffer empty flag		Empty		Not empty	1	R	
		D3	RDOF	Receive buffer overwrite error flag	1	Error	0	Normal	0	R	
		D2	RDFF	Receive buffer full flag	1	Full	0	Not full	0	R	
		D1–0	–	reserved			-		-	-	0 when being read.
SPI16 Interrupt	0x6058	D15–5	-	reserved		-	-		-	-	0 when being read.
Control Register	(16 bits)	D4	TEIE	Transmit buffer empty int. enable	· ·	Enable	0	Disable	0	R/W	
(SPI16_INT)		D3	ROIE	Receive buffer overwrite error int.	1	Enable	0	Disable	0	R/W	
		D2	RFIE	Receive buffer full int. enable	1	Enable	0	Disable	0	R/W	
		D1	MIRQ	Software interrupt request control	1	Issue	0	Clear	0	R/W	
		D0	IRQE	SPI16 interrupt request enable	1	Enable	0	Disable	0	R/W	
SPI16 Receive	0x605c	D15	-	reserved		-	-		-	-	0 when being read.
Data Mask	(16 bits)	D14–10	RXMASK	Receive data bit mask setting	R	XMASK[4:0]		Valid bits	0x0	R/W	
Register			[4:0]			0xf		D[15:0]			
(SPI16_MASK)						0xe		D[14:0]			
						:		:			
						0x1		D[1:0]			
		D9–2		reserved	-	0x0		D0	_		O when being read
		-	- RXME	reserved Receive data mask enable	1	Enable	-	Disable	0	– R/W	0 when being read.
		DI D0		reserved		LINADIe	0	DISADIE	0		0 when being read
		00	<b> </b>	reserveu		-	-		-	_	0 when being read.

# 0xffff84–0xffffd0

# S1C17 Core I/O

Register name	Address	Bit	Name	Function		Sett	ing	1	Init.	R/W	Remarks
Processor ID Register (IDIR)	<b>0xffff84</b> (8 bits)	D7–0		Processor ID 0x10: S1C17 Core		0x1	10		0x10	R	
Debug RAM Base Register (DBRAM)	<b>0xffff90</b> (32 bits)	D31–24 D23–0		Unused (fixed at 0) Debug RAM base address		0x 0xf	-		0x0 0xf c0	R R	
Debug Control Register (DCR)	0xffffa0 (8 bits)	D7 D6 D5 D4 D3 D2 D1 D0	IBE1 IBE0 SE	Instruction break #4 enable Instruction break #3 enable Instruction break #2 enable Debug request flag Instruction break #1 enable Instruction break #0 enable Single step enable Debug mode	1 1 1	Enable Enable Occurred Enable	0 0 0 0 0 0	Disable Disable Disable Not occurred Disable Disable Disable User mode	0 0 0 0 0 0 0	R/W R/W R/W R/W R/W R/W	Reset by writing 1.
Instruction Break Address Register 1 (IBAR1)	0xffffb4 (32 bits)	D31–24 D23–0		reserved Instruction break address #1 IBAR123 = MSB IBAR10 = LSB		0x0 to	Oxf	fffff	- 0x0	– R/W	0 when being read.
Instruction Break Address Register 2 (IBAR2)	0xffffb8 (32 bits)	D31–24 D23–0		reserved Instruction break address #2 IBAR223 = MSB IBAR20 = LSB		0x0 to	Oxf	fffff	- 0x0	– R/W	0 when being read.
Instruction Break Address Register 3 (IBAR3)	0xffffbc (32 bits)	D31–24 D23–0		reserved Instruction break address #3 IBAR323 = MSB IBAR30 = LSB		0x0 to	0xf	fffff	- 0x0	– R/W	0 when being read.
Instruction Break Address Register 4 (IBAR4)	0xffffd0 (32 bits)	D31–24 D23–0		reserved Instruction break address #4 IBAR423 = MSB IBAR40 = LSB		0x0 to	0xf	fffff	- 0x0	_ R/W	0 when being read.

# **Appendix B Power Saving**

Current consumption will vary dramatically, depending on CPU operating mode, operation clock frequency, and the peripheral circuits being operated. Listed below are the control methods for saving power.

# **B.1 Clock Control Power Saving**

This section describes clock systems that can be controlled via software and power-saving control details. For more information on control registers and control methods, refer to the respective module sections.

# System SLEEP (All clocks stopped)

• Execute the slp instruction

Execute the slp instruction when the entire system can be stopped. The CPU enters SLEEP mode and the system clocks stop. This also stops all peripheral circuits using clocks. Starting up the CPU from SLEEP mode is therefore limited to startup using a port (described later).

## System clocks

- Select a low-speed clock source (CLG module) Select a low-speed oscillator for the system clock source. You can reduce current consumption by selecting the OSC1 clock when low-speed processing is possible.
- Disable unnecessary oscillator circuits (CLG module) Operate the oscillator comprising the system clock source. Where possible, stop the other oscillators. You can reduce current consumption by using OSC1 as the system clock and disable the IOSC and OSC3 oscillators.

# **CPU clock (CCLK)**

• Execute the halt instruction

Execute the halt instruction when program execution by the CPU is not required—for example, when only the display is required or for interrupt standby. The CPU enters HALT mode and suspends operations, but the peripheral circuits maintain the status in place at the time of the halt instruction, enabling use of peripheral circuits for timers and interrupts. You can reduce power consumption even further by suspending unnecessary oscillator and peripheral circuits before executing the halt instruction. The CPU is started from HALT mode by an interrupt from a port or the peripheral circuit operating in HALT mode.

• Select a low-speed clock gear (CLG module) The CLG module can reduce CPU clock speeds to between 1/1 and 1/8 of the system clock via the clock gear settings. You can reduce current consumption by operating the CPU at the minimum speed required for the application.

# Peripheral clock (PCLK)

• Stop PCLK (CLG module)

Stop the PCLK clock supplied from the CLG to peripheral circuits if none of the following peripheral circuits is required.

Peripheral circuits that use PCLK

- UART Ch.0 and Ch.1
- Fine mode 16-bit timer Ch.0 and Ch.1
- 16-bit timer Ch.0 to Ch.2
- 8-bit SPI Ch.0 and Ch.1
- 16-bit SPI
- I<sup>2</sup>C master
- I<sup>2</sup>C slave
- Power generator
- P ports and port MUX (control registers, chattering filters)
- MISC registers
- IR remote controller

PCLK is not required for the peripheral modules/functions shown below.

Peripheral circuits/functions that do not use PCLK

- Clock timer
- Stopwatch timer
- Watchdog timer
- 16-bit PWM timer Ch.0 to Ch.3
- 12-bit A/D converter
- FOUTA/FOUTB outputs

Table B.1.1 shows a list of methods for clock control and starting/stopping the CPU.

Current consumption	OSC1	IOSC/OSC3	CPU (CCLK)	PCLK peripheral	OSC1 peripheral	CPU stop method	CPU startup method
↑ Low	Stop	Stop	Stop	Stop	Stop	Execute slp instruction	1
	Oscillation (system CLK)	Stop	Stop	Stop	Run	Execute halt instruction	1, 2
	Oscillation (system CLK)	Stop	Stop	Run	Run	Execute halt instruction	1, 2, 3
	Oscillation (system CLK)	Stop	Run (1/1)	Run	Run		
	Oscillation	Oscillation (system CLK)	Stop	Run	Run	Execute halt instruction	1, 2, 3
	Oscillation	Oscillation (system CLK)	Run (low gear)	Run	Run		
$\stackrel{High}{\downarrow}$	Oscillation	Oscillation (system CLK)	Run (1/1)	Run	Run		

Table B.1.1 Clock Control List

HALT and SLEEP mode cancelation methods (CPU startup method)

- 1. Startup by port Started up by an I/O port interrupt or a debug interrupt (ICD forced break).
- 2. Startup by OSC1 peripheral circuit Started up by a clock timer, stopwatch timer, or watchdog timer interrupt.
- 3. Startup by PCLK peripheral circuit Started up by a PCLK peripheral circuit interrupt.

# **B.2 Reducing Power Consumption via Power Supply Control**

The available power supply controls are listed below.

## Regulator operating mode [S1C17565/965]

When the embedded regulator is used in the S1C17565/965, it should be placed into economy mode (power saving mode) to reduce current consumption during low-speed (32 kHz) operation or standby mode (HALT or SLEEP). For controlling economy mode, see the "Power Supply" chapter.

# **Appendix C** Mounting Precautions

This section describes various precautions for circuit board design and IC mounting.

## **Oscillator circuit**

- Oscillation characteristics depend on factors such as components used (resonator, Rf, CG, CD) and circuit board patterns. In particular, with ceramic or crystal resonators, select the appropriate external resistor (Rf) and capacitors (CG, CD) only after fully evaluating components actually mounted on the circuit board.
- Oscillator clock disturbances caused by noise may cause malfunctions. To prevent such disturbances, consider the following points. The latest devices, in particular, are manufactured by microscopic processes, making them especially susceptible to noise.

Areas in which noise countermeasures are especially important include the OSC2 pin and related circuit components and wiring. OSC1 pin handling is equally important. The noise precautions required for the OSC1 and OSC2 pins are described below. We also recommend applying similar noise countermeasures to the high-speed oscillator circuit, such as the OSC3 and OSC4 pins and wiring.

- (1) Components such as a resonator, resistors, and capacitors connected to the OSC1 (OSC3) and OSC2 (OSC4) pins should have the shortest connections possible.
- (2) Wherever possible, avoid locating digital signal lines within 3 mm of the OSC1 (OSC3) and OSC2 (OSC4) pins or related circuit components and wiring. Rapidly-switching signals, in particular, should be kept at a distance from these components. Since the spacing between layers of multi-layer printed circuit boards is a mere 0.1 mm to 0.2 mm, the above precautions also apply when positioning digital signal lines on other layers.

Never place digital signal lines alongside such components or wiring, even if more than 3 mm distance or located on other layers. Avoid crossing wires.

(3) Use Vss to shield OSC1 (OSC3) and OSC2 (OSC4) pins and related wiring (including wiring for adjacent circuit board layers). Layers wired should be adequately shielded as shown to the right. Fully ground adjacent layers, where possible. At minimum, shield the area at least 5 mm around the above pins and wiring. Sample Vss pattern (OSC3)

Even after implementing these precautions, avoid configuring digital signal lines in parallel, as described in (2) above. Avoid crossing even on discrete layers, except for lines carrying signals with low switching frequencies.

(4) After implementing these precautions, check the output clock waveform by running the actual application program within the product. Use an oscilloscope to check the FOUTA or FOUTB pin output.

You can check the quality of the OSC3 output waveform via the FOUTA/B output. Confirm that the frequency is as designed, is free of noise, and has minimal jitter.

You can check the quality of the OSC1 waveform via the FOUTA/B output. In particular, enlarge the areas before and after the clock rising and falling edges and take special care to confirm that the regions approximately 100 ns to either side are free of clock or spiking noise.

Failure to observe precautions (1) to (3) adequately may lead to jitter in the OSC3 output and noise in the OSC1 output. Jitter in the OSC3 output will reduce operating frequencies, while noise in the OSC1 output will destabilize timers operated by the OSC1 clock as well as CPU Core operations when the system clock switches to OSC1.


## Reset circuit

- The reset signal input to the #RESET pin when power is turned on will vary, depending on various factors, such as power supply start-up time, components used, and circuit board patterns. Constants such as capacitance and resistance should be determined through testing with real-world products.
- Components such as capacitors and resistors connected to the #RESET pin should have the shortest connections possible to prevent noise-induced resets.

## Power supply circuit


Sudden power supply fluctuations due to noise will cause malfunctions. Consider the following issues.

- (1) Connections from the power supply to the \*VDD (LVDD, HVDD, AVDD, VINA, VINL, VINP, and VPP) and Vss pins should be implemented via the shortest, thickest patterns possible.
- (2) If a bypass capacitor is connected between \*VDD and Vss, connections between the \*VDD and Vss pins should be as short as possible.



## Signal line location

- To prevent electromagnetically-induced noise arising from mutual induction, large-current signal lines should not be positioned close to circuits susceptible to noise, such as oscillators.
- Locating signal lines in parallel over significant distances or crossing signal lines operating at high speed will cause malfunctions due to noise generated by mutual interference. Specifically, avoid positioning crossing signal lines operating at high speed close to circuits susceptible to noise, such as oscillators.



## Noise-induced malfunctions

Check the following three points if you suspect the presence of noise-induced IC malfunctions.

(1) DSIO pin

Low-level noise to this pin will cause a switch to debug mode. The switch to debug mode can be confirmed by the clock output from DCLK and a High signal from the DST2 pin.

For the product version, we recommend connecting the DSIO pin directly to HVDD or pulling up the DISO pin using a resistor not exceeding 10 k $\Omega$ . The IC includes an internal pull-up resistor. The resistor has a relatively high impedance of 100 k $\Omega$  to 500 k $\Omega$  and is not noise-resistant.

(2) #RESET pin

Low-level noise to this pin will reset the IC. Depending on the input waveform, the reset may not proceed correctly. This is more likely to occur if, due to circuit design choices, the impedance is high when the reset input is High.

(3) LVDD, HVDD, AVDD, VINA, VINL, VINP, and Vss power supply

The IC will malfunction at the instant when noise falling below the rated voltage is input. Incorporate countermeasures on the circuit board, including close patterns for circuit board power supply circuits, noisefiltering decoupling capacitors, and surge/noise prevention components on the power supply line.

(4) VPP pin and VPP regulator pins (C1P, C1N, C1H, C2P, and C2N)

If noise is input to the VPP and regulator pins while the Flash is being programed, the program count may be decreased or programming may be failed.

Take countermeasures to prevent noise to be input from other power supplies or signals, such as connecting noise-filtering decoupling capacitors, in the same manner as other power supplies.

Perform the inspections described above using an oscilloscope capable of observing waveforms of at least 200 MHz. It may not be possible to observe high-speed noise events with a low-speed oscilloscope.

If you detect potential noise-induced malfunctions while observing the waveform with an oscilloscope, recheck with a low-impedance (less than 1 k $\Omega$ ) resistor connecting the relevant pin to GND or to the power supply. Malfunctions at that pin are likely if changes are visible, such as the malfunction disappearing, becoming less frequent, or the phenomena changing.

The DSIO and #RESET input circuits described above detect input signal edges and are susceptible to malfunctions induced by spike noise. This makes these digital signal pins the most susceptible to noise. To reduce potential noise, keep the following two points in mind when designing circuit boards:

- (A) It is important to lower the signal-driving impedance, as described above. Connect pins to the power supply or GND, with impedance of 1 k $\Omega$  or less, preferably 0  $\Omega$ . The signal lines connected should be no longer than approximately 5 mm.
- (B) Parallel routing of signal lines with other digital lines on the board is undesirable, since the noise generated when the signal changes from High to Low or vice versa may adversely affect the digital lines. The signal may be subject to the most noise when signal lines are laid between multiple signal lines whose states change simultaneously. Take corrective measures by shortening the parallel distance (to several cm) or separating signal lines (2 mm or more).

## Handling of light (for bare chip/WCSP mounting)

The characteristics of semiconductor components can vary when exposed to light. ICs may malfunction or nonvolatile memory data may be corrupted if ICs are exposed to light.

Consider the following precautions for circuit boards and products in which this IC is mounted to prevent IC malfunctions attributable to light exposure.

- (1) Design and mount the product so that the IC is shielded from light during use.
- (2) Shield the IC from light during inspection processes.
- (3) Shield the IC on the upper, underside, and side faces of the IC chip.
- (4) Mount the IC chip within one week of opening the package. If the IC chip must be stored before mounting, take measures to ensure light shielding.
- (5) Adequate evaluations are required to assess nonvolatile memory data retention characteristics before product delivery if the product is subjected to heat stress exceeding regular reflow conditions during mounting processes.

## **Unused pins**

(1) I/O port (P) pins

Leave unused pins open. The control registers should be fixed at the initial status (input with pull-up enabled).

- (2) When an oscillator circuit is not used Leave unused oscillator pins (OSC1 and OSC2 pins or OSC3 and OSC4 pins) open. The control registers should be fixed at the initial status (oscillation disabled).
- (3) When the LVDD regulator is not used Leave the VINL pin open and connect the REGEN pin to Vss.
- (4) When the VPP regulator is not used Leave the VINP, VPP, C1P, C1N, C1H, C2P, and C2N pins open.
- (5) When ADC12SA2 is used and the AVDD regulator is not used Leave the VINA pin open and supply power to the AVDD pin. For details of the power control, see the "Power Supply" chapter.
- (6) When ADC12SA2 is not used Leave the AIN\* pins open and apply same voltage level as HVDD to the VINA and AVDD pins. For details of the power control, see the "Power Supply" chapter.

(7) N.C. pins

The N. C. pins (see the pin configuration diagrams in Chapter 1) should be left open or connected to Vss.

## Mounting temperature profile condition

For the mounting temperature profile conditions, please visit our official homepage or contact Seiko Epson.

## Precautions on circuit board design for analog block

For the A/D converter to deliver adequate performance, the following consideration must be given to printed circuit board design and parts mounting.


(1) Analog power supply system

Fluctuations in the AVDD power supply voltage have a large influence on measurement accuracy. Connect a bypass capacitor between the VINA and Vss pins and between the AVDD and Vss pins to protect against voltage fluctuations and to stabilize the voltage. The pins and the capacitor must be connected as short as possible and at low impedance.

(2) Analog signal lines

- Layout the conductor traces that are connected to the AIN*x* pins so that no interference will occur between them and other signals (including other AIN*x* signals). Place a shield layer between the conductor traces if possible.
- The analog signal input from the AINx pin is converted into digital codes in the sampling frequency (Fs [Hz]) set by the application program. Aliasing at sampling alters the Fs/2 or higher frequency components of the input analog signal into noise components that degrades the quality of the primary signal. To avoid this, an anti-alias filter should be inserted to the analog signal line close to the analog input pin of the IC. Select the appropriate filter type and cutoff frequency (Fc [Hz]) according to the frequency components of the sensing signal and the sampling rate. (Fc <  $1/2 \times Fs$ )

Filter connection example



## Miscellaneous

This product series is manufactured using microscopic processes.

Although it is designed to ensure basic IC reliability meeting EIAJ and MIL standards, minor variations over time may result in electrical damage arising from disturbances in the form of voltages exceeding the absolute maximum rating when mounting the product in addition to physical damage. The following factors can give rise to these variations:

- (1) Electromagnetically-induced noise from industrial power supplies used in mounting reflow, reworking after mounting, and individual characteristic evaluation (testing) processes
- (2) Electromagnetically-induced noise from a solder iron when soldering

In particular, during soldering, take care to ensure that the soldering iron GND (tip potential) has the same potential as the IC GND.

# **Appendix D** Initialization Routine

The following lists typical vector tables and initialization routines:

#### boot.s

```
.org
      0x8000
.section .rodata
                                                             ...(1)
Vector table
:
: ______
                          ; interrupt vector interrupt
                          : number
                                    offset source
.long BOOT
                         ; 0x00
                                    0x00
                                          reset
                                                             ...(2)
                         ; 0x01
.long unalign_handler
                                    0x04 unalign
.long nmi_handler
                         ; 0x02
                                    0 \times 08
                                           NMT
                       ; 0x03
.long int03_handler
                                     0x0c
                         ; 0x04
.long p0_handler
                                    0x10
                                           P0 port
                         ; 0x05
; 0x06
                                          P1 port
.long p1_handler
                                    0x14
.long swt_handler
                                         SWT
                                   0 \times 18
.long ct_handler
                         ; 0x07
                                   0x1c
                                           СТ
                      ; 0x07
; 0x08
; 0x09
.long t16a2_2_handler
                                   0x20 T16A2 ch2
.long int09_handler
                                    0x24
                        ; 0x0a
.long spi16_handler
                      ; 0x00
; 0x0b
; 0x0c
; 0x0d
                                    0x28
                                           SPI16
.long t16a2_0_handler
                                    0x2c
                                           T16A2 ch0
                                   0x30 T16F ch0, ch1
.long t16f_0_1_handler
                                   0x34 T16 ch0
0x38 T16 ch1
0x3c T16 ch2/T16A2 ch3
0x40 UART ch0
.long t16 0 handler
.long tl6_0_handler ; 0x0d
.long tl6_1_handler ; 0x0e
.long tl6_2_tl6a2_3_handler ; 0x0f
.long uart_0_handler ; 0x10
                                    0x40
                                           UART ch0
                         ; 0x11
.long uart_1_handler
                                           UART ch1
                                    0x44
                         ; 0x12
.long spi_0_handler
                                    0x48
                                           SPT ch0
                         ; 0x13
; 0x14
                                   0x4c
                                          I2C master
.long i2cm_handler
                                   0x50 REMC/SPI ch1
.long remc_spi_1_handler
                         ; 0x15
.long t16a2_1_handler
                                   0x54 T16A2 ch1
                       ; 0x.
; 0x17
; 0x18
.long adc12sa2_handler
                                   0x58 ADC12SA2
.long fsa_irq1_handler
                                    0x5c FSA IRQ1
.long p2_handler
                                    0x60
                                           P2 port
                       ; 0x19
.long int19_handler
                                    0x64
                       ; 0x1a
; 0x1b
.long i2cs_handler
                                   0x68
                                           I2C slave
.long fsa_irq0_handler
                                   0x6c
                                          FSA IROO
.long int1c_handler
                         ; 0x1c
                                    0x70
                         ; 0x1d
                                    0x74
.long int1d_handler
                                           _
                         ; 0x1e
.long int1e_handler
                                     0x78
                                           _
.long int1f handler
                          ; 0x1f
                                     0x7c
Program code
.text
                                                              ...(3)
.align 1
BOOT·
      ; ----- Stack pointer -----
      Xld.a %sp, 0x0fc0
                                                              ...(4)
      ; ----- Memory controller ------
      Xld.a %r1, 0x54b0 ; FLASHC register address
      ; Flash read wait cycle
      Xld.a %r0, 0x01 ; No wait under 13.5 MHz
                                                              ...(5)
      ld.b
            [%r1], %r0
                         ; [0x54b0] <= 0x01
      . . .
```

#### APPENDIX D INITIALIZATION ROUTINE

```
; ----- Address unalign ------
; ....
; ----- Address unalign ------
unalign_handler:
    ....
; ----- NMI ------
nmi_handler:
    ....
```

- (1) A ".rodata" section is declared to locate the vector table in the ".vector" section.
- Interrupt handler routine addresses are defined as vectors. "intXX\_handler" can be used for software interrupts.
- (3) The program code is written in the ".text" section.
- (4) Sets the stack pointer.
- (5) Sets the number of Flash memory wait cycles.Can be set to no wait when the system clock is 13.5 MHz or lower.(See the "Memory Map, Bus Control" chapter.)

# **Appendix E Recommended Resonators**

Optimum oscillator component values vary depending on operating conditions such as a printed circuit board and power voltage. Please ask the manufacturer to evaluate the resonator mounted on the circuit board.

## (1) OSC1 crystal resonator

Oscillation frequency [kHz]	Manufacturer	Product number
32.768	Seiko Epson Corporation	MC-146 (SMD)

## (2) OSC3 crystal resonator

Oscillation frequency [MHz]	Manufacturer	Product number
4	Seiko Epson Corporation	MA-406 (SMD)
16	Seiko Epson Corporation	FA-238 (SMD)
24	Seiko Epson Corporation	FA-238 (SMD)

## (3) OSC3 ceramic resonators

Oscillation frequency [MHz]	Manufacturer	Product number
2	Murata Manufacturing Co., Ltd.	CSTCC2M00G56 (SMD)
8	Murata Manufacturing Co., Ltd.	CSTCE8M00G55 (SMD)
14.75	Murata Manufacturing Co., Ltd.	CSTCE14M7V51 (SMD)
24	Murata Manufacturing Co., Ltd.	CSTCG24M0V51 (SMD)

# **Revision History**

Code No.	Page	Contents
412460800	All	New establishment

# **EPSON**

# **International Sales Operations**

## AMERICA

### **EPSON ELECTRONICS AMERICA, INC.**

214 Devcon Drive, San Jose, CA 95112, USA Phone: +1-800-228-3964

Fax: +1-408-922-0238

## EUROPE

#### **EPSON EUROPE ELECTRONICS GmbH**

Riesstrasse 15, 80992 Munich, GERMANY

Phone: +49-89-14005-0

Fax: +49-89-14005-110

## ASIA

#### EPSON (CHINA) CO., LTD.

7F, Jinbao Bldg., No.89 Jinbao St., Dongcheng District, Beijing 100005, CHINA Phone: +86-10-8522-1199 Fa

Fax: +86-10-8522-1125

#### SHANGHAI BRANCH

7F, Block B, Hi-Tech Bldg., 900 Yishan Road, Shanghai 200233, CHINA Phone: +86-21-5423-5577 Fax: +86-21-5423-4677

#### SHENZHEN BRANCH

12F, Dawning Mansion, Keji South 12th Road, Hi-Tech Park, Shenzhen 518057, CHINA Phone: +86-755-2699-3828 Fax: +86-755-2699-3838

#### EPSON HONG KONG LTD.

Unit 715-723, 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong Phone: +852-2585-4600 Fax: +852-2827-4346

#### EPSON TAIWAN TECHNOLOGY & TRADING LTD.

14F, No. 7, Song Ren Road, Taipei 110, TAIWAN Phone: +886-2-8786-6688 Fax: +886-2-8786-6660

#### EPSON SINGAPORE PTE., LTD.

1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633 Phone: +65-6586-5500 Fax: +65-6271-3182

#### SEIKO EPSON CORP. KOREA OFFICE

5F, KLI 63 Bldg., 60 Yoido-dong, Youngdeungpo-Ku, Seoul 150-763, KOREA Phone: +82-2-784-6027 Fax: +82-2-767-3677

#### SEIKO EPSON CORP. MICRODEVICES OPERATIONS DIVISION

#### **IC Sales & Marketing Department**

421-8, Hino, Hino-shi, Tokyo 191-8501, JAPAN Phone: +81-42-587-5814 Fax: +81-42-587-5117