# S1D13705 Register Summary

REG[00h] R	EVISION COD		IO address =	1FFE0h 2, RO	)		
		Product Cod	de = 001001			Revision	Code = 00
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 1	Bit 0
		* 10	.===				
REG[U1N] N	IODE REGISTE	R U IO addre	ss = 1FFE1h,			D-4- 1	Nidth <sup>4</sup>
TFT/STN	Dual/Single	Color/Mono <sup>3</sup>	FPLine Polarity	FPFrame Polarity	Mask FPSHIFT	Bit 1	Bit 0
			1 oldiny	- Cidility		DIL I	DIL U
REG[02h] N	ODE REGISTE	R 1 IO addre	ss = 1FFE2h, l	RW			
Bit-Per-	Pixel <sup>3</sup>	High <sup>5</sup>	Input Clock	Diaplay	Frame	Hw Video	Software
Bit 1	Bit 0	Performance	Div (CLKI/2)	Display Blank	Repeat	Invert Enable	Video Inve
						Lilabic	
REG[03h] N	ODE REGISTE	R 2 IO addre	ss = 1FFE3h,	RW			
n/a	-/-	n/a	n/a	LCDPWR	Hardware	Sw Pow	er Save <sup>6</sup>
n/a	n/a	n/a	n/a	Override	PS Enable	Bit 1	Bit 0
REG[04h] H	IORIZONTAL P	ANEL SIZE RE	GISTER IO add				
n/a		1		Panel Size =		1	
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REGIOSHI V	FRTICAL PAN	FI SIZE REGIS	TER (LSB) IO	address – 1E	FE5h RW		
KEG[03II] V	ERTICAL FAN		anel Size = (Ri				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REG[06h] V	ERTICAL PAN	EL SIZE REGIS	TER (MSB) IO	address = 1F	FE6h, RW		
n/a	n/a	n/a	n/a	n/a	n/a	Vertical F	anel Size
n/a	n/a	n/a	n/a	n/a	n/a	Bit 9	Bit 8
REG[07h] F	PLINE START	Position IO	address = 1FF				
n/a	n/a	n/a			Position = 8(F		i
			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DECINON I	IODIZONIAL N	ION DICELAY B	ERIOD IO addi	1EEE9	b DW		
KEG[00II] I	IORIZONTAL IV	ON-DISPLAT F			-Display Perio	d = 8/REG ±	4)
n/a	n/a	n/a	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REG[09h] F	PFRAME STA	RT POSITION I	O address = 1	FFE9h, RW			
n/a	n/a			FPFrame S	tart Position		
n/a	n/a	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REG[0Ah] \	ERTICAL NON	I-DISPLAY PER	IOD REGISTER				
Vert Non-	n/a				Display Period		ı
Disp Status		Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REGIOEN1 N	AOD RATE D	EGISTED IO on	ldress = 1FFE	Rh RW			
KEG[ODI] I	NOD RAIE K	EGIGTER IO ac	iuiess = IFFE		Rate		
n/a	n/a	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		5.0	5.1.7	2.10	J.1 Z	5.1	51.0
REG[0Ch] S	SCREEN 1 STA	RT WORD ADD	RESS REGISTE	R (LSB) IO a	ddress = 1FF	ECh, RW	
			Address = (RE				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					•	•	
REG[0Dh] S	SCREEN 1 STA		RESS REGISTE			EDh, RW	
			Screen 1 Start		s		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
REG[0Eh] S			RESS REGISTE				
D: - 1		1	Address = (R			i i	D::-
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REGINEN S	CDEEN 2 STA	PT WORD ARE	RESS REGISTE	P (MSP) IO	nddraec - 155	FFh RM/	
KEG[0FII] S	ONEEN Z 31A		Screen 2 Start			⊑1 11, 1XVV	
			JOICOIT & OIGIL	Audies	-		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8

REG[10h] SCREEN START ADDRESS OVERFLOW REGISTER) IO address = 1FFF0h, RW

REG[11h] I	MEMORY ADDR	ESS OFFSET F	REGISTER IO	address = 1FF	F1h, RW		
			Memory Ad	dress Offset			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REG[12h] SCREEN 1 VERTICAL SIZE REGISTER (LSB) IO address = 1FFF2h, RW							
	Screen 1 Vertical Size = (REG[12h], REG[13h])						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REG[13h]	REG[13h] Screen 1 Vertical Size Register (MSB) IO address = 1FFF3h, RW						
n/a	n/a	n/a	n/a	n/a	n/a	Screen 1 V	ertical Size
11/a	II/a	II/a	II/a	II/a	II/a	Bit 9	Bit 8
REG[15h] I	LOOK-UP TABI	E Address R	EGISTER IO ac	ddress = 1FFF	5h, RW		
			Look-Up Ta	ble Address			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
REG[17h] I	LOOK-UP TABI	E DATA REGIS	STER IO addre	ss = 1FFF7h,	RW		
	Look-Up 7	Table Data		- /-	n/a	n/a	- /-
Bit 3	Bit 2	Bit 1	Bit 0	n/a	n/a	n/a	n/a
		•		•			
REG[18h]	REG[18h] GPIO CONFIGURATION CONTROL REGISTER IO address = 1FFF8h, RW						

n/a n/a n/a GPIO4 Pin GPIO3 Pin GPIO2 Pin GPIO1 Pin GPIO0 Pin IO Status IO S							
REG[1Ah] SCRATCH PAD REGISTER IO address = 1FFFAh, RW							
Scratch Pad Register							
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							

GPIO3 Pin IO Config

GPIO2 Pin IO Config

GPIO1 Pin IO Config GPIO0 Pin IO Config

GPIO4 Pin IO Config

REG[19h] GPIO STATUS / CONTROL REGISTER IO address = 1FFF9h, RW

	SwivelView Mode En.	SwivelView Mode Sel.	n/a	n/a	n/a	reserved	SwivelView I Bit 1	PCLK Select Bit 0
--	------------------------	-------------------------	-----	-----	-----	----------	-----------------------	----------------------

REG[1Ch] LINE BYTE COUNT REGISTER IO address = 1FFFCh, RW							
Line Byte Count							
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	Bit 0						

- Notes
  1 These bits are used to identify the S1D13705 at power on / reset.
- 2 IO addresses are relative to the beginning of display memory.
- 3 Gray Shade/Color Mode Selection

Color/Mono REG[01] bit 5	Bit-Per-Pixel Bit 1 REG[02] bit 7	Bit-Per-Pixel Bit 0 REG[02] bit 6	Displa	y Mode
	0	0	2 Colors	1 Bit-Per-Pixel
4	0	1	4 Colors	2 Bit-Per-Pixel
'	1	0	16 Colors	4 Bit-Per-Pixel
		1	256 Colors	8 Bit-Per-Pixel
	0	0	2 Gray Shade	1 Bit-Per-Pixel
0	0	1	4 Gray Shade	2 Bit-Per-Pixel
U	,	0	16 Gray Shade	4 Bit-Per-Pixel
	1	1	rese	rved

#### 4 Panel Data Format

TFT/STN REG[01] bit 7	Color/ Mono REG[01] bit 5	Dual/ Single REG[01] bit 6	Data Width Bit 1 REG[01] bit 1	Data Width Bit 0 REG[01] bit 0	Function	
				0	Mono Single 4-bit LCD	
			0	1	Mono Single 8-bit LCD	
		0	1	0	reserved	
	0		1	1	reserved	
	0		0	0	reserved	
		1 -	4	U	1	Mono Dual 8-bit LCD
			1	0	reserved	
0			1	1	reserved	
0		0		0	Color Single 4-bit LCD	
			0	1	Color Single 8-bit LCD Format 1	
		0	1	0	reserved	
			1	1	Color Single 8-bit LCD Format 2	
	1			0	reserved	
			0	1	Color Dual 8-bit LCD	
		1		0	reserved	
			1	1	reserved	
		414		0	9 bit TFT Panel	
1		don't care		1	12 bit TFT Panel	
	1 12 51 11 1 41.0					

### 5 High Performance Selection

High Performance	Bit-Per-Pixel Bit 1 REG[02] bit 7	Bit-Per-Pixel Bit 0 REG[02] bit 6	Displa	y Modes
	0	0	MClk = PClk/8	1 bit-per-pixel
0	U	1	MClk = PClk/4	2 bit-per-pixel
U	4	0	MClk = PClk/2	4 bit-per-pixel
	1	1	MClk = PClk	8 bit-per-pixel
1	Х	Х	MClk	= PClk

## 6 Power Save Mode Selection

Power Save Bit 1	Power Save Bit 0	Mode
0	0	Power Save Mode 1
0	1	reserved
1	0	reserved
1	1	Normal Operation

Page 1 01/02/13 S1D13705 Register Summary X27A-R-001-03

Page 2 01/02/13