

REG[00h] REVISION CODE REGISTER <sup>1</sup>								RO
Product Code = 001010						Revision Code = 00		
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 1	Bit 0	

REG[01h] DISPLAY BUFFER SIZE REGISTER								RW
Display Buffer Size								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[02h] CONFIGURATION READBACK REGISTER								RO
CNF7 Status	CNF6 Status	CNF5 Status	CNF4 Status	CNF3 Status	CNF2 Status	CNF1 Status	CNF0 Status	

REG[04h] MEMORY CLOCK CONFIGURATION REGISTER <sup>2</sup>								RW
n/a	n/a	MCLK Divide Select		n/a	n/a	n/a	Reserved	
		bit 1	bit 0					

REG[05h] PIXEL CLOCK CONFIGURATION REGISTER <sup>3,4</sup>								RW
n/a	PCLK Divide Select			n/a	n/a	PCLK Source Select		
	Bit 2	Bit 1	Bit 0			Bit 1	Bit 0	

REG[08h] LOOK-UP TABLE BLUE WRITE DATA REGISTER								WO
LUT Blue Write Data								
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	n/a	n/a	

REG[09h] LOOK-UP TABLE GREEN WRITE DATA REGISTER								WO
LUT Green Write Data								
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	n/a	n/a	

REG[0Ah] LOOK-UP TABLE RED WRITE DATA REGISTER								WO
LUT Red Write Data								
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	n/a	n/a	

REG[0Bh] LOOK-UP TABLE WRITE ADDRESS REGISTER								WO
LUT Write Address								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[0Ch] LOOK-UP TABLE BLUE READ DATA REGISTER								RO
LUT Blue Read Data								
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	n/a	n/a	

REG[0Dh] LOOK-UP TABLE GREEN READ DATA REGISTER								RO
LUT Green Read Data								
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	n/a	n/a	

REG[0Eh] LOOK-UP TABLE RED READ DATA REGISTER								RO
LUT Red Write Data								
Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	n/a	n/a	

REG[0Fh] LOOK-UP TABLE READ ADDRESS REGISTER								WO
LUT Read Address								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[10h] PANEL TYPE REGISTER <sup>5,6</sup>								RW
Panel Data Format Select	Color/Mono Panel Select	Panel Data Width Bit 1	Panel Data Width Bit 0	Active Panel Res. Select	n/a	Panel Type		
		Bit 1	Bit 0			Bit 1	Bit 0	

REG[11h] MOD RATE REGISTER								RW
n/a	n/a	MOD Rate						
		bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	

REG[12h] HORIZONTAL TOTAL REGISTER								RW
n/a	Horizontal Total							
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[14h] HORIZONTAL DISPLAY PERIOD REGISTER								RW
n/a	Horizontal Display Period							
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[16h] HORIZONTAL DISPLAY PERIOD START POSITION REGISTER 0								RW
Horizontal Display Period Start Position								
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	

REG[17h] HORIZONTAL DISPLAY PERIOD START POSITION REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	Horizontal Display Period Start Position		
						bit 9	bit 8	

REG[18h] VERTICAL TOTAL REGISTER 0								RW
Vertical Total								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[19h] VERTICAL TOTAL REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	Vertical Total		
						Bit 9	Bit 8	

REG[1Ch] VERTICAL DISPLAY PERIOD REGISTER 0								RW
Vertical Display Period								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[1Dh] VERTICAL DISPLAY PERIOD REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	Vertical Display Period		
						Bit 9	Bit 8	

REG[1Eh] VERTICAL DISPLAY PERIOD START POSITION REGISTER 0								RW
Vertical Display Period Start Position								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[1Fh] VERTICAL DISPLAY PERIOD START POSITION REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	Vertical Display Period Start Position		
						bit 9	bit 8	

REG[20h] FPLINE PULSE WIDTH REGISTER								RW
FPLINE Pulse Polarity	FPLINE Pulse Width							
	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[22h] FPLINE PULSE START POSITION REGISTER 0								RW
FPLINE Pulse Start Position								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[23h] FPLINE PULSE START POSITION REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	FPLINE Pulse Start Position		
						Bit 9	Bit 8	

REG[24h] FPFRRAME PULSE WIDTH REGISTER								RW
FPFRRAME Pulse Polarity	FPFRRAME Pulse Width							
	n/a	n/a	n/a	n/a	Bit 2	Bit 1	Bit 0	

REG[26h] FPFRRAME PULSE START POSITION REGISTER 0								RW
FPFRRAME Pulse Start Position								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[27h] FPFRRAME PULSE START POSITION REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	FPFRRAME Pulse Start Position		
						Bit 9	Bit 8	

REG[28h] D-TFD GCP INDEX REGISTER								RW
n/a	n/a	n/a	D-TFD GCP Index					
			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[2Ch] D-TFD GCP DATA REGISTER								RW
D-TFD GCP Data								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[70h] DISPLAY MODE REGISTER <sup>7</sup>								RW
Display Blank	Dithering Disable	Hardware Video Invert Enable	Software Video Invert	n/a	Bit-per-pixel Select			
					Bit 2	Bit 1	Bit 0	

REG[71h] SPECIAL EFFECTS REGISTER <sup>8</sup>								RW
Display Data Word Swap	Display Data Byte Swap	n/a	Sub-Window Enable	n/a	n/a	SwivelView™ Mode Select		
						Bit 1	Bit 0	

REG[74h] MAIN WINDOW DISPLAY START ADDRESS REGISTER 0								RW
Main Window Display Start Address								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[75h] MAIN WINDOW DISPLAY START ADDRESS REGISTER 1								RW
Main Window Display Start Address								
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	

REG[76h] MAIN WINDOW DISPLAY START ADDRESS REGISTER 2								RW
n/a	n/a	n/a	n/a	n/a	n/a	n/a	Main Window Display Start Address Bit 16	

REG[78h] MAIN WINDOW LINE ADDRESS OFFSET REGISTER 0								RW
Main Window Line Address Offset								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[79h] MAIN WINDOW LINE ADDRESS OFFSET REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	Main Window Line Address Offset		
						Bit 9	Bit 8	

REG[7Ch] SUB-WINDOW DISPLAY START ADDRESS REGISTER 0								RW
Sub-Window Display Start Address								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[7Dh] SUB-WINDOW DISPLAY START ADDRESS REGISTER 1								RW
Sub-Window Display Start Address								
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	

REG[7Eh] SUB-WINDOW DISPLAY START ADDRESS REGISTER 2								RW
n/a	n/a	n/a	n/a	n/a	n/a	n/a	Sub-Window Display Start Address Bit 16	

REG[80h] SUB-WINDOW LINE ADDRESS OFFSET REGISTER 0								RW
Sub-Window Line Address Offset								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[81h] SUB-WINDOW LINE ADDRESS OFFSET REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	Sub-Window Line Address Offset		
						Bit 9	Bit 8	

REG[84h] SUB-WINDOW X START POSITION REGISTER 0								RW
Sub-Window X Start Position								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[85h] SUB-WINDOW X START POSITION REGISTER 1								RW
n/a	n/a	n/a	n/a	n/a	n/a	Sub-Window X Start Position		
						Bit 9	Bit 8	

REG[88h] SUB-WINDOW Y START POSITION REGISTER 0								RW
Sub-Window Y Start Position								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[89h] SUB-WINDOW Y START POSITION REGISTER 1							RW	
n/a	n/a	n/a	n/a	n/a	n/a	Sub-Window Y Start Position	Bit 9	Bit 8

REG[8Ch] SUB-WINDOW X END POSITION REGISTER 0							RW	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[8Dh] SUB-WINDOW X END POSITION REGISTER 1							RW	
n/a	n/a	n/a	n/a	n/a	n/a	Sub-Window X End Position	Bit 9	Bit 8

REG[90h] SUB-WINDOW Y END POSITION REGISTER 0							RW	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[91h] SUB-WINDOW Y END POSITION REGISTER 1							RW	
n/a	n/a	n/a	n/a	n/a	n/a	Sub-Window Y End Position	Bit 9	Bit 8

REG[A0h] POWER SAVE CONFIGURATION REGISTER							RW	
VNDP Status (RO)	n/a	n/a	n/a	Memory Controller Power Save Status (RO)	n/a	n/a	Power Save Mode Enable	

REG[A1h] RESERVED							RW	
n/a	n/a	n/a	n/a	n/a	n/a	n/a	Reserved	

REG[A2h] SOFTWARE RESET REGISTER							RW	
Reserved	n/a	n/a	n/a	n/a	n/a	n/a	Software Reset (WO)	

REG[A3h] RESERVED							RW	
Reserved	n/a	n/a	n/a	n/a	n/a	n/a	n/a	

REG[A4h] SCRATCH PAD REGISTER 0							RW	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[A5h] SCRATCH PAD REGISTER 1							RW	
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	

REG[A8h] GENERAL PURPOSE IO PINS CONFIGURATION REGISTER 0							RW	
n/a	GPI06 Pin IO Config	GPI05 Pin IO Config	GPI04 Pin IO Config	GPI03 Pin IO Config	GPI02 Pin IO Config	GPI01 Pin IO Config	GPI00 Pin IO Config	

REG[A9h] GENERAL PURPOSE IO PINS CONFIGURATION REGISTER 1							RW	
GPI0 Pin Input Enable	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	

REG[ACH] GENERAL PURPOSE IO PINS STATUS/CONTROL REGISTER 0							RW	
n/a	GPI06 Pin IO Status	GPI05 Pin IO Status	GPI04 Pin IO Status	GPI03 Pin IO Status	GPI02 Pin IO Status	GPI01 Pin IO Status	GPI00 Pin IO Status	

REG[ADh] GENERAL PURPOSE IO PINS STATUS/CONTROL REGISTER 1							RW	
GPO Control	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	

REG[B0h] PWM CLOCK / CV PULSE CONTROL REGISTER							RW	
PWM Clock Force High	n/a	n/a	PWM Clock Enable	CV Pulse Force High	CV Pulse Burst Status (RO)	CV Pulse Burst Start	CV Pulse Enable	

REG[B1h] PWM CLOCK / CV PULSE CONFIGURATION REGISTER <sup>9,10</sup>							RW	
Bit 3	Bit 2	Bit 1	Bit 0	Bit 2	Bit 1	Bit 0	PWMCLK Source Select	

REG[B2h] CV PULSE BURST LENGTH REGISTER							RW	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

REG[B3h] PWMOUT DUTY CYCLE REGISTER <sup>11</sup>							RW	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	

**Notes**  
 1 REG[00h] These bits are used to identify the S1D13706. For the S1D13706, the product code should be 10.  
 2 REG[04h] Memory Clock Configuration Register

MCLK Divide Select Bits	BCLK to MCLK Frequency Ratio
00	1:1
01	2:1
10	3:1
11	4:1

PCLK Divide Select Bits	PCLK Source to PCLK Frequency Ratio
000	1:1
001	2:1
010	3:1
011	4:1
1XX	8:1

PCLK Source Select Bits	PCLK Source
00	MCLK
01	BCLK
10	CLKI
11	CLKI2

Panel Data Width Bits [1:0]	Passive LCD Panel Data Width Size	Active Panel Data Width Size
00	4-bit	9-bit
01	8-bit	12-bit
10	16-bit	18-bit
11	Reserved	Reserved

REG[10h] Bits[1:0]	Panel Type
00	STN
01	TFT
10	HR-TFT
11	D-TFD

Bit-per-pixel Select Bits [1:0]	Color Depth (bpp)	Maximum Number of Colors/Shades		Max. No. Of Simultaneously Displayed Colors/Shades
		Passive Panel (Dithering On)	TFT Panel	
000	1 bpp	256K/64	256K/64	2/2
001	2 bpp	256K/64	256K/64	4/4
010	4 bpp	256K/64	256K/64	16/16
011	8 bpp	256K/64	256K/64	256/64
100	16 bpp	64K/64	64K/64	64K/64
101, 110, 111	Reserved	n/a	n/a	n/a

SwivelView™ Mode Select Bits	SwivelView™ Orientation
00	Normal
01	90°
10	180°
11	270°

PWM Clock Divide Select Bits [3:0]	PWM Clock Divide Amount
0h	1
1h	2
2h	4
3h	8
...	...
Ch	4096
Dh-Fh	Reserved

CV Pulse Divide Select Bits [2:0]	CV Pulse Divide Amount
0h	1
1h	2
2h	4
3h	8
...	...
7h	128

PWMOUT Duty Cycle [7:0]	PWMOUT Duty Cycle
00h	Always Low
01h	High for 1 out of 256 clock periods
02h	High for 2 out of 256 clock periods
...	...
FFh	High for 255 out of 256 clock periods