

S1D13A04 LCD/USB Companion Chip

Power Consumption

Document Number: X37A-G-006-01.1

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2001-2018. All rights reserved.

1 S1D13A04 Power Consumption

S1D13A04 power consumption is affected by many system design variables.

- Input clock frequency (CLKI/CLKI2): the CLKI/CLKI2 frequency determines the LCD frame-rate, CPU performance to memory, and other functions the higher the input clock frequency, the higher the frame-rate, performance and power consumption.
- CPU interface: the S1D13A04 current consumption depends on the BCLK frequency, data width, number of toggling pins, and other factors the higher the BCLK, the higher the CPU performance and power consumption.
- V_{DD} voltage level: the voltage level affects power consumption the higher the voltage, the higher the consumption.
- Display mode: the resolution and color depth affect power consumption the higher the resolution/color depth, the higher the consumption.
- Internal CLK divide: internal registers allow the input clock to be divided before going to the internal logic blocks the higher the divide, the lower the power consumption.

There is a power save mode in the S1D13A04. The power consumption is affected by various system design variables.

• Clock states during the power save mode: disabling the clocks during power save mode has substantial power savings.

1.1 Conditions

The following table provides an example of some 320x240 panels and the effects on power consumption of specific environments. The following conditions apply.

- All tests had an appropriate LCD panel connected to the LCD outputs of the S1D13A04.
- All tests were run with a static full color palette display.
- All tests were done using the Generic #1 host bus interface (BCLK = 33MHz).

Test ConditionAll COREV $= 2.0V$ and $IOV= 3.3V$					Power Consumption (mA)					
					S1D13A04 Active		Power Save Mode			
Resolution	Panel Type	Frame Rate	Clocks (MHz)	Color Depth	CORE	ю	CORE ¹	10 ¹	Clocks Removed ²	
320x240	Color 8-bit Format 2	67	CLKI = 6 = BCLK = MCLK CLKI2 = 6 = PCLK USBCLK = 48	4	1.7	0.7	0.7	0.1	0.1	
		67		8	2.1	0.7	0.7	0.1	0.1	
		67		16	2.4	0.6	0.7	0.1	0.1	
		67	CLKI = 6 = BCLK CLKI2 = 6 = PCLK USBCLK = grounded	8	1.8	0.6	0.4	0.0	0.1	
	Color 4-bit	94	CLKI = 33.3 = MCLK = BCLK CLKI2 = grounded USBCLK = 48, PCLK = MCLK / 4	8	4.3	1.3	2.3	0.2	0.1	
		94	CLKI = 33.3 = MCLK = BCLK CLKI2 = grounded USBCLK = grounded, PCLK = MCLK / 4	8	4.0	1.2	2.1	0.1	0.1	
	18-bit TFT	79	CLKI = 33.3 = MCLK = BCLK CLKI2 = grounded USBCLK = 48, PCLK = MCLK / 4	8	3.7	2.9	2.3	0.2	0.1	
		79	CLKI = 33.3 = MCLK = BCLK CLKI2 = grounded USBCLK = grounded, PCLK = MCLK / 4	8	3.5	2.8	2.1	0.1	0.1	

Table 1-1: S1D13A04 Total Power Consumption for 320x240 panels

1. The S1D13A04 has Power Save Mode enabled, but the clocks (CLKI, CLKI2 and USBCLK) remain active unless specified otherwise.

2. CLKI, CLKI2, and USBCLK are grounded for the Clocks Removed condition.

The following table provides an example of some 160x160 panels and the effects on power consumption of specific environments. The following conditions apply.

- All tests had an appropriate LCD panel connected to the LCD outputs of the S1D13A04.
- All tests were run with a static full color palette display, **except the test where the 2D BitBLT engine was running**.
- All tests were done using the Generic #1 host bus interface (BCLK = 33MHz).

Test ConditionAll COREVDD = 2.0V and IOVDD = 3.3V					Power Consumption (mA)					
					S1D13A04 Active		Power Save Mode			
Resolution	Panel Type	Frame Rate	Clocks (MHz)	Color Depth	CORE	Ю	CORE ¹	10 ¹	Clocks Removed ²	
160×160	18-bit HR-TFT	67	CLKI = 33.3 = MCLK = BCLK CLKI2 = 3 = PCLK USBCLK = 48	4	2.5	0.9	2.2	0.2	0.1	
		67		8	2.6	1.1	2.2	0.2	0.1	
		67		16	2.8	1.1	2.2	0.2	0.1	
		67	CLKI = 33.3 = MCLK = BCLK CLKI2 = 3 = PCLK USBCLK = grounded	16	2.6	1.0	4.2	0.1	0.1	
	18-bit HR-TFT	67	CLKI = 33.3 = MCLK = BCLK CLKI2 = 3 = PCLK USBCLK = 48, 2D BitBLT engine running ³	16	12.3	2.4	5	5	0.1	
	18-bit HR-TFT	67	CLKI = 33.3 = MCLK = BCLK CLKI2 = 3 = PCLK USBCLK = 48, USB is active/running ⁴	16	12.4	1.6	5	5	0.1	

Table 1-2: S1D13A04 Total Power Consumption for 160x160 panels

- 1. The S1D13A04 has Power Save Mode enabled, but the clocks (CLKI, CLKI2 and USBCLK) remain active unless specified otherwise.
- 2. CLKI, CLKI2, and USBCLK are grounded for the Clocks Removed condition.
- 3. This test has the 2D BitBLT engine performing a Move BitBLT which requires a high-level of CPU activity and a rapidly updating display.
- 4. This test has the S1D13A04 USB module running a loop-back test.
- 5. This result is not applicable. See the 16 bpp color depth results for power save mode.

2 Summary

The system design variables in Section 1, "S1D13A04 Power Consumption" and in Table 1-1: "S1D13A04 Total Power Consumption for 320x240 panels" show that S1D13A04 power consumption depends on the specific implementation. Active Mode power consumption depends on the desired CPU performance and LCD frame-rate, whereas power save mode consumption depends on the CPU Interface and Input Clock state.

In a typical design environment, the S1D13A04 can be configured to be an extremely power-efficient LCD Controller with high performance and flexibility.

3 Change Record

X37A-G-006-01

Revision 1.1 - Issued: March 28, 2018

- updated Sales and Technical Support Section
- updated some formatting

4 Sales and Technical Support

For more information on Epson Display Controllers, visit the Epson Global website.

https://global.epson.com/products_and_drivers/semicon/products/display_controllers/



For Sales and Technical Support, contact the Epson representative for your region.

https://global.epson.com/products_and_drivers/semicon/information/support.html

