

## READ-ONLY CONFIGURATION REGISTERS

Product Information Register REG[00h] Default = 2Cxx282Ch															Read Only	
Product Code						Revision Code		n/a	CNF[6:4] Status				Reserved	CNF[2:0] Status		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Display Buffer Size								Product Code					Revision Code			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

## CLOCK CONFIGURATION REGISTERS

Memory Clock Configuration Register REG[04h] Default = 00000000h															Read/Write	
n/a																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
n/a										MCLK Divide Select		Reserved				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Pixel Clock Configuration Register REG[08h] Default = 00000000h															Read/Write	
n/a																
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
n/a										PCLK Divide Select			n/a		PCLK Source Select	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

## PANEL CONFIGURATION REGISTERS

Panel Type & MOD Rate Register REG[0Ch] Default = 00000000h															Read/Write
n/a															
31	30	29	28	27	26	25	24	23	22	MOD Rate					
n/a								Panel Data Format Select	Color/Mono Panel Select	Panel Data Width		'Direct' HR-TFT Res Select	n/a	Panel Type	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Display Settings Register REG[10h] Default = 00000000h															Read/Write
n/a															
31	30	29	28	27	26	Pixel Doubling Vertical	Pixel Doubling Horiz.	Display Blank	Dithering Disable	n/a	SW Video Invert	PIP* Window Enable	n/a	Swivel/View Mode Select	
n/a										Bits-per-pixel Select (actual value: 1, 2, 4, 8, 16 bpp)					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Power Save Configuration Register REG[14h] Default = 00000010h															Read/Write
n/a															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a								VNDP Status (RO)	Memory Power Save Status (RO)	n/a	Power Save Enable	n/a			'Direct' HR-TFT GPO Control
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## LOOK-UP TABLE REGISTERS

Look-Up Table Write Register REG[18h] Default = 00000000h															Write Only
LUT Write Address						LUT Red Write Data									n/a
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LUT Green Write Data						n/a		LUT Blue Write Data						n/a	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Look-Up Table Read Register REG[1Ch] Default = 00000000h															Write Only (bits 31-24)/Read Only
LUT Read Address (write only)								LUT Red Read Data						n/a	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
LUT Green Read Data						n/a		LUT Blue Read Data						n/a	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## DISPLAY MODE REGISTERS

<b>Horizontal Total Register</b> REG[20h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Horizontal Total bits 6-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Horizontal Display Period Register</b> REG[24h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Horizontal Display Period bits 6-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Horizontal Display Period Start Position Register</b> REG[28h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Horizontal Display Period Start Position bits 9-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>FPLINE Register</b> REG[2Ch] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	FPLINE Polarity 23	22	21	20	19	18	17	16
n/a									FPLINE Pulse Width bits 6-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Vertical Total Register</b> REG[30h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Vertical Total bits 9-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Vertical Display Period Register</b> REG[34h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Vertical Display Period bits 9-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Vertical Display Period Start Position Register</b> REG[38h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Vertical Display Period Start Position bits 9-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>FPFRAME Register</b> REG[3Ch] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	FPFRAME Polarity 23	22	21	20	19	FPFRAME Pulse Width bits 2-0 18	17	16
n/a									FPFRAME Pulse Start Position bits 9-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Main Window Display Start Address Register</b> REG[40h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	bit 16 16
Main Window Display Start Address bits 15-0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Main Window Line Address Offset Register</b> REG[44h] Default = 00000000h Read/Write															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a									Main Window Line Address Offset bits 9-0						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## PICTURE-IN-PICTURE PLUS (PIP+) REGISTERS

<b>PIP+ Display Start Address Register</b> REG[50h] Default = 00000000h Read/Write															
n/a															bit 16
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PIP+ Window Display Start Address bits 15-0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PIP+ Window Line Address Offset Register</b> REG[54h] Default = 00000000h Read/Write															
n/a															bit 16
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a						PIP+ Window Line Address Offset bits 9-0									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PIP+ Window X Positions Register</b> REG[58h] Default = 00000000h Read/Write															
n/a						PIP+ Window X End Position bits 9-0									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a						PIP+ Window X Start Position bits 9-0									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>PIP+ Window Y Positions Register</b> REG[5Ch] Default = 00000000h Read/Write															
n/a						PIP+ Window Y End Position bits 9-0									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a						PIP+ Window Y Start Position bits 9-0									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## MISCELLANEOUS REGISTERS

<b>Special Purpose Register</b> REG[60h] Default = 00000000h Read/Write															
n/a								Reserved							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a								2D Byte Swap	Display Data Word Swap	Display Data Byte Swap	n/a		Latch Byte Select	n/a	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>GPIO Status and Control Register</b> REG[64h] Default = 00000000h Read/Write															
GPIO7 Input Enable	GPIO6 Input Enable	GPIO5 Input Enable	GPIO4 Input Enable	GPIO3 Input Enable	GPIO2 Input Enable	GPIO1 Input Enable	GPIO0 Input Enable	GPIO7 Config	GPIO6 Config	GPIO5 Config	GPIO4 Config	GPIO3 Config	GPIO2 Config	GPIO1 Config	GPIO0 Config
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a								GPIO7 Status	GPIO6 Status	GPIO5 Status	GPIO4 Status	GPIO3 Status	GPIO2 Status	GPIO1 Status	GPIO0 Status
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Brightness (PWM) Configuration Register</b> REG[70h] Default = 00000000h Read/Write															
n/a															bit 16
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a								PWM Clock Divide Select bits 3-0				PWM Clock Force High	PWMCLK Source Select bits 1-0		PWM Clock Enable
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Brightness (PWM) Duty Cycle Register</b> REG[74h] Default = 00000000h Read/Write															
n/a															bit 16
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
n/a								PWMOUT Duty Cycle bits 7-0							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Scratch Pad A Register</b> REG[80h] Default = not applicable Read/Write															
Scratch Pad A bits 31-24															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Scratch Pad A bits 15-0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Scratch Pad B Register</b> REG[84h] Default = not applicable Read/Write															
Scratch Pad B bits 31-24															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Scratch Pad B bits 15-0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Scratch Pad C Register</b> REG[88h] Default = not applicable Read/Write															
Scratch Pad C bits 31-24															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Scratch Pad C bits 15-0															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## USB REGISTERS

<b>Control Register</b> REG[4000h] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								USBClk Enable	Software EOT	USB Enable	Endpoint 4 Stall	Endpoint 3 Stall	USB Setup	Reserved	Reserved	
<b>Interrupt Enable Register 0</b> REG[4002h] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Suspend Request Interrupt Enable	SOF Interrupt Enable	Reserved	Endpoint 4 Interrupt Enable	Endpoint 3 Interrupt Enable	Endpoint 2 Interrupt Enable	Endpoint 1 Interrupt Enable	n/a	
<b>Interrupt Status Register 0</b> REG[4004h] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Suspend Request Interrupt Status	SOF Interrupt Status	Reserved	Endpoint 4 Interrupt Status	Endpoint 3 Interrupt Status	Endpoint 2 Interrupt Status	Endpoint 1 Interrupt Status	Upper Interrupt Active (read only)	
<b>Interrupt Enable Register 1</b> REG[4006h] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a														Transmit FIFO Almost Empty Interrupt Enable	Receive FIFO Almost Full Interrupt Enable	
<b>Interrupt Status Register 1</b> REG[4008h] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a														Transmit FIFO Almost Empty Status	Receive FIFO Almost Full Status	
<b>Endpoint 1 Index Register</b> REG[4010h] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a												Endpoint 1 Index bits 2-0				
<b>Endpoint 1 Receive Mailbox Data Register</b> REG[4012h] Default = 00h Read Only																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 1 Receive Mailbox Data bits 7-0								
<b>Endpoint 2 Index Register</b> REG[4018h] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a												Endpoint 2 Index bits 2-0				
<b>Endpoint 2 Transmit Mailbox Data Register</b> REG[401Ah] Default = 00h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 2 Transmit Mailbox Data bits 7-0								
<b>Endpoint 2 Interrupt Polling Interval Register</b> REG[401Ch] Default = FFh Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 2 Interrupt Polling Interval bits 7-0								
<b>Endpoint 3 Receive FIFO Data Register</b> REG[4020h] Default = 00h Read Only																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 3 Receive FIFO Data bits 7-0								
<b>Endpoint 3 Receive FIFO Count Register</b> REG[4022h] Default = 00h Read Only																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 3 Receive FIFO Count bits 7-0								
<b>Endpoint 3 Receive FIFO Status Register</b> REG[4024h] Default = 01h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a											Receive FIFO Flush	Reserved	Receive FIFO Underflow	Receive FIFO Full (read only)	Receive FIFO Empty (read only)	
<b>Endpoint 3 Maximum Packet Size Register</b> REG[4026h] Default = 08h Read/Write																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 3 Max Packet Size bits 7-0								
<b>Endpoint 4 Transmit FIFO Data Register</b> REG[4028h] Default = 00h Write Only																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 4 Transmit FIFO Data bits 7-0								
<b>Endpoint 4 Transmit FIFO Count Register</b> REG[402Ah] Default = 00h Read Only																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
n/a								Endpoint 4 Transmit FIFO Count bits 7-0								

<b>Endpoint 4 Transmit FIFO Status Register</b> REG[402Ch] Default = 01h																Read/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Transmit FIFO Valid	Transmit FIFO Flush	Transmit FIFO Overflow	Reserved	Transmit FIFO Full (read only)	Transmit FIFO Empty (read only)		
n/a																							
<b>Endpoint 4 Maximum Packet Size Register</b> REG[402Eh] Default = 08h																Read/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Endpoint 4 Max Packet Size bits 7-0							
n/a																							
<b>Revision Register</b> REG[4030h] Default = 01h																Read Only							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Chip Revision bits 7-0							
n/a																							
<b>USB Status Register</b> REG[4032h] Default = 00h																Read/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Suspend Control	USB Endpoint 4 STALL	USB Endpoint 4 NAK	USB Endpoint 4 ACK	USB Endpoint 3 STALL	USB Endpoint 3 NAK	USB Endpoint 3 ACK	Endpoint 2 Valid
n/a																							
<b>Frame Counter MSB Register</b> REG[4034h] Default = 00h																Read Only							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Frame Counter bits 10-8							
n/a																							
<b>Frame Counter LSB Register</b> REG[4036h] Default = 00h																Read Only							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Frame Counter bits 7-0							
n/a																							
<b>Extended Register Index</b> REG[4038h] Default = 00h																Read/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Extended Register Index bits 7-0							
n/a																							
<b>Extended Register Data</b> REG[403Ah] Default = 04h																Read/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Extended Register Data bits 7-0							
n/a																							
<b>Vendor ID MSB</b> REG[403Ah], Index[00h] Default = 04h								<b>Vendor ID LSB</b> REG[403Ah], Index[01h] Default = B8h								Read/Write							
Vendor ID bits 15-8								Vendor ID bits 7-0															
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
<b>Product ID MSB</b> REG[403Ah], Index[02h] Default = 88h								<b>Product ID LSB</b> REG[403Ah], Index[03h] Default = 21h								Read/Write							
Product ID bits 15-8								Product ID bits 7-0															
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
<b>Release Number MSB</b> REG[403Ah], Index[04h] Default = 01h								<b>Release Number LSB</b> REG[403Ah], Index[05h] Default = 00h								Read/Write							
Release Number bits 15-8								Release Number bits 7-0															
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
<b>Receive FIFO Almost Full Threshold</b> REG[403Ah], Index[06h] Default = 3Ch								<b>Transmit FIFO Almost Empty Threshold</b> REG[403Ah], Index[07h] Default = 04h								Read/Write							
Receive FIFO Almost Full Threshold bits 5-0								Transmit FIFO Almost Empty Threshold bits 5-0															
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
<b>USB Control</b> REG[403Ah], Index[08h] Default = 01h								<b>Maximum Power Consumption</b> REG[403Ah], Index[09h] Default = FAh								Read/Write							
USB String Enable								Maximum Current bits 7-0															
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
<b>Packet Control</b> REG[403Ah], Index[0Ah] Default = 00h								<b>Reserved</b> REG[403Ah], Index[0Bh] Default = 00h								Read/Write							
EP4 Data Toggle	EP3 Data Toggle	EP2 Data Toggle	EP1 Data Toggle	Reserved	Reserved	n/a	Reserved	n/a								Reserved							
7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0								
<b>FIFO Control</b> REG[403Ah], Index[0Ch] Default = 00h								Transmit FIFO Valid Mode								Read/Write							
n/a								0															
7	6	5	4	3	2	1	0																
<b>USBFC Input Control Register</b> REG[4040h] Default = 0Dh																Read/Write							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	USCMFEN	Reserved	Reserved	ISO	WAKEUP	Reserved	Reserved	
n/a																							
<b>Reserved</b> REG[4042h] Default = 1Dh																Read Only							
n/a																							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reserved							

<b>Pin Input Status / Pin Output Data Register</b> REG[4044h] Default = depends on USB input pin state																Read/Write					
n/a														USBDETECT Input Pin Status (read only)	USBPUP Output Pin Status						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Positive Interrupt Enable (Mask) Register</b> REG[4046h] Default = 00h																Read/Write					
n/a														USBDETECT	USBPUP	DEVCFG	SUSP	OSCRUN	USBRESET	INT	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Negative Interrupt Enable (Mask) Register</b> REG[4048h] Default = 00h																Read/Write					
n/a														USBDETECT	USBPUP	DEVCFG	SUSP	OSCRUN	USBRESET	INT	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Positive Interrupt Status/Clear Register</b> REG[404Ah] Default = 00h																Read/Write					
n/a														USBDETECT	USBPUP	DEVCFG	SUSP	OSCRUN	USBRESET	INT	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Negative Interrupt Status/Clear Register</b> REG[404Ch] Default = 00h																Read/Write					
n/a														USBDETECT	USBPUP	DEVCFG	SUSP	OSCRUN	USBRESET	INT	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Positive Interrupt Masked Status Register</b> REG[404Eh] Default = 00h																Read Only					
n/a														USBDETECT	USBPUP	DEVCFG	SUSP	OSCRUN	USBRESET	INT	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>Negative Interrupt Masked Status Register</b> REG[4050h] Default = 00h																Read Only					
n/a														USBDETECT	USBPUP	DEVCFG	SUSP	OSCRUN	USBRESET	INT	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>USB Software Reset Register</b> REG[4052h] Default = 00h																Write Only					
n/a														USB Software Reset (Code = 10100100) bits 7-0							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
<b>USB Wait State Register</b> REG[4054h] Default = 00h																Read/Write					
n/a														n/a							USB Wait State bits 1-0
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						

## 2D ACCELERATION (BitBLT) REGISTERS

<b>BitBLT Control Register</b> REG[8000h] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	Color Format Select	Dest Linear Select	Source Linear Select
n/a																		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Enable (WO)		
n/a																		
<b>BitBLT Status Register</b> REG[8004h] Default = 00000000h																Read Only		
31	30	29	Number of Used FIFO Entries				n/a		Number of Free FIFO Entries (0 means full)							16		
15	14	13	n/a				FIFO Not Empty	FIFO Half Full	FIFO Full Status	n/a			BitBLT Busy Status					
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
<b>BitBLT Command Register</b> REG[8008h] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	BitBLT ROP Code bits 3-0				16		
15	14	13	12	11	10	9	8	7	6	5	4	BitBLT Operation bits 3-0				0		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
<b>BitBLT Source Start Address Register</b> REG[800Ch] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	BitBLT Source Start Address bits 20-16				16			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Source Start Address bits 15-0		
<b>BitBLT Destination Start Address Register</b> REG[8010h] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	BitBLT Destination Start Address bits 20-16				16			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Destination Start Address bits 15-0		
<b>BitBLT Memory Address Offset Register</b> REG[8014h] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	n/a		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Memory Address Offset bits 10-0		
<b>BitBLT Width Register</b> REG[8018h] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	n/a		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Width bits 9-0		
<b>BitBLT Height Register</b> REG[801Ch] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	n/a		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Height bits 9-0		
<b>BitBLT Background Color Register</b> REG[8020h] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	n/a		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Background Color bits 15-0		
<b>BitBLT Foreground Color Register</b> REG[8024h] Default = 00000000h																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	n/a		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Foreground Color bits 15-0		
<b>2D Accelerator (BitBLT) Data Memory Mapped Region Register</b> AB16-AB0 = 10000h-1FFFh, even addresses																Read/Write		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	BitBLT Data bits 31-16		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	BitBLT Data bits 15-0		

**THIS PAGE LEFT BLANK**