

S1D13L03 Simple LCDC

Hardware Functional Specification

Document Number: : XB1A-A-001-01.3

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2014-2018. All rights reserved.

Table of Contents

1	Introduction
	1.1 Scope
	1.2 Overview Description
2	Features
	2.1 Integrated Frame Buffer
	2.2 CPU Interface
	2.3 Input Data Formats
	2.4 Display Support
	2.5 Display Modes
	2.6 Display Features
	2.7 Clock Source
	2.8 Miscellaneous
3	Block Diagram
4	Pinout Diagram
	4.1 Pin-Out
	4.2 Pin Descriptions
	4.2.1 Intel 80 Host Interface
	4.2.2 LCD Interface
	4.2.3 Clocks
	4.2.4 Miscellaneous
	4.2.5 Power And Ground
	4.3 Summary of Configuration Options
5	Pin Mapping
	5.1 Intel 80 Data Pins
	5.2 LCD Interface Pin Mapping
	5.3 LCD Interface Data Pins
6	D.C. Characteristics
	6.1 Absolute Maximum Ratings
	6.2 Recommended Operating Conditions
	6.3 Electrical Characteristics
7	A.C. Characteristics
	7.1 Clock Timing
	7.1.1 Input Clocks
	7.1.2 PLL Clock
	7.2 RESET# Timing
	7.3 Host interface Timing

	7.3.1	Intel 80 Interface Timing - 1.8 Volt
	7.3.2	Intel 80 Interface Timing - 3.3 Volt
	7.3.3	Definition of Transition Time to Hi-Z State
	7.4 Disp	blay Interface
	7.4.1	TFT Power-On Sequence 35
	7.4.2	TFT Power-Off Sequence
	7.4.3	18-Bit TFT Panel Timing
8	Clocks .	
	8.1 Cloc	ck Descriptions
	8.2 PLL	Block Diagram
	8.3 Cloc	eks versus Functions
	8.4 Setti	ing SYSCLK and PCLK
9	Registers	s
	9.1 Regi	ister Mapping
	9.2 Regi	ister Set
	9.3 Regi	ister Descriptions
	9.3.1	Clock Configuration Registers
	9.3.2	Panel Configuration Registers
	9.3.3	Input Mode Register
	9.3.4	Display Mode Registers
	9.3.5	Window Settings
	9.3.6	Memory Access
	9.3.7	Gamma Correction Registers
	9.3.8	Miscellaneous Registers
	9.3.9	General Purpose IO Pins Registers
10	Frame Ra	ate Calculation
11	Intel 80, 8	8-bit Interface Color Formats
	11.1 16 b	pp Mode (R 5-bit, G 6-bit, B 5-bit), 65,536 colors
	11.2 18 b	pp (R 6-bit, G 6-bit, B 6-bit), 262,144 colors
	11.3 24 b	pp (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors
12	Intel 80, 1	16-bit Interface Color Formats
	12.1 16 b	pp (R 5-bit, G 6-bit, B 5-bit), 65,536 colors
	12.2 18 b	pp Mode 1 (R 6-bit, G 6-bit, B 6-bit), 262,144 colors
	12.3 18 b	pp Mode 2 (R 6-bit, G 6-bit, B 6-bit), 262,144 colors
	12.4 24 b	pp Mode 1 (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors
	12.5 24 b	pp Mode 2 (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors
13	Gamma (Correction Look-Up Table Architecture
	13.1 Gam	ma Correction Example Programming

14	Display Data Format	79
15	Host Interface	81
	15.1 Using the Intel 80 Interface	81
	15.1.1 Register write procedure	81
	15.1.2 Register read procedure	82
	15.1.3 New Window Aperture Write procedure	83
	15.1.4 Opening Multiple Windows	85
	15.1.5 Individual Memory Location Reads	85
16	Double Buffer Description	86
	16.1 Double Buffer Controller	86
17	PLL Power Supply Considerations	89
	17.1 Guidelines for PLL Power Layout	89
18	Mechanical Data	91
19	Change Record	92
20	Sales and Technical Support	93

1 Introduction

1.1 Scope

This is the Hardware Functional Specification for the S1D13L03 Embedded Memory LCD Controller. Included in this document are timing diagrams, AC and DC characteristics, register descriptions, and power management descriptions. This document is intended for two audiences: Video Subsystem Designers and Software Developers.

This document is updated as appropriate. Please check for the latest revision of this document before beginning any development. The latest revision can be downloaded at vdc.epson.com.

We appreciate your comments on our documentation. Please contact us via email at vdc-documentation@ea.epson.com.

1.2 Overview Description

The S1D13L03 is a color LCD graphics controller with an embedded 768K byte display buffer. The S1D13L03 supports a 8/16-bit Intel 80 CPU architecture while providing high performance bandwidth into display memory allowing for fast screen updates.

Resolutions supported include 800x480 single buffered and 352x416 double buffered.

The S1D13L03 uses a double-buffer architecture to prevent any visual tearing during streaming video screen updates.

2 Features

2.1 Integrated Frame Buffer

• Embedded 768K byte SRAM display buffer.

2.2 CPU Interface

- 8/16-bit Intel 80 interface (used for display or register data).
- Chip select is used to select the device. When inactive, any input data/command will be ignored.

2.3 Input Data Formats

• RGB: 8:8:8, 6:6:6, 5:6:5 (8:8:8 will be truncated to 16 or 18 bpp).

Note

All input data must be internally converted to the same format before being stored in the display buffer. Different data types can not be mixed within a common display buffer.

2.4 Display Support

- Active Matrix TFT interface.
 - 18-bit interface.
 - Supports resolutions up to 800x480.

2.5 Display Modes

- 16/18 bit-per-pixel (bpp) color depths.
- 16 bpp to 18 bpp conversion: Input data can be converted from 16 bpp to 18 bpp in one of three ways.
 - 1. RGB (5:6:5) msb copying to create new lsb for the Red and Blue components. This conversion is done prior to storing in memory, as this allows for 16 bpp and 18 bpp input data to be mixed.
 - 2. Gamma Correction Look-Up-Tables: there are three, 64 position, 8-bit wide LUT's. The data stored in memory can be used as an index into these tables. The LUT's are placed on the display side and therefore do not affect the data stored in memory.
 - 3. RGB (5:6:5) stored in memory: LUT is by-passed. Copy msb to lsb for red and blue during the display read from memory.

2.6 Display Features

- All display writes will be handled by window apertures/position for complete or partial display updates. All window coordinates are referenced to top left corner of the displayed image.
- Double-Buffer available to prevent image tearing during streaming input. Resolutions supported must fit inside 384K bytes (½ of total available display buffer). Typical resolution of 352x416.

2.7 Clock Source

- Internal programmable PLL.
- Single MHz clock input: CLKI.
- CLKI available as CLKOUT (separate CLKOUTEN pin associated with output).
 - output state = 0 when disabled.

2.8 Miscellaneous

- Hardware / Software Power Save mode.
- Input pin to Enable/Disable Power Save Mode.
- General Purpose Input/Output pins are available (GPIO[7:0]).
 - INT pin associated with selectable GPIO inputs.
- Package: QFP21 176-pin package

3 Block Diagram



Figure 3-1: Block Diagram

4 Pinout Diagram

4.1 Pin-Out



Figure 4-1: S1D13L03 QFP21 176pin Pinout (Top View)

4.2 Pin Descriptions

Key:

Pin Types		
I	=	Input
0	=	Output
Ю	=	Bi-Directional (Input/Output)
Р	=	Power pin

RESET# / Power Save Status

Н	=	High level output
L	=	Low level output
Hi-Z	=	High Impedance

ltem	Description
HI	H System ¹ LVCMOS ³ Input Buffer
HIS	H System LVCMOS Schmitt Input Buffer
HID	H System LVCMOS Input Buffer with pull-down resistor
НО	H System LVCOMOS Output buffer
HB	H System LVCMOS Bidirectional Buffer
HBD	H System LVCMOS Bidirectional Buffer with pull-down resistor
HB_DSEL	H System LVCMOS Bidirectional Buffer with Drive Selector
LIDS	L System ² LVCMOS Schmitt Input Buffer with pull-down resistor
LITR	L System Transparent Input Buffer

¹ H System is IOVDD and PIOVDD (see Section 6, "D.C. Characteristics").
 ² L System is COREVDD (see Section 6, "D.C. Characteristics").
 ³ LVCMOS is Low Voltage CMOS (see Section 6, "D.C. Characteristics").

4.2.1 Intel 80 Host Interface

Pin Name	Туре	QFP Pin #	Cell	IO Voltage	RESET# State	Power Save Status	Description
		161,156,					Intel 80 Data lines.
		152,138,					 For the S1D137L03, when the 8-bit bus interface is selected by CNF1, MD[15:8] are
		121,171,					pulled low by internal resistors.
MD[15:0]	10	169,166,	HB		Hi-7	Hi-7	 For the S1D13L03, when the 8-bit bus interface is selected by CNF1, MD[15:8] should be
1112[10:0]	10	170,163,	TID TID	10100			connected to VSS.
		162,154,					Note: The Host Data lines can be swapped (i.e.
		153,135,					MD15 = MD0) using the CNF0 pin. For details, see Section 4.3 "Summary of Configuration Options" on
		137,122					page 18.
WE#	I	167	HI	IOVDD	Input	Input	This input pin is the Write Enable signal.
RD#	I	168	HI	IOVDD	Input	Input	This input pin is the Read Enable signal.
CS#	Ι	159	HI	IOVDD	Input	Input	This input pin is the Chip Select signal.
D/C#	I	172	н	IOVDD	Input	Input	This input pin is used to select between Intel 80 address and data
TE	0	119	НО	IOVDD	L	L	Tearing Effect: this pin will reflect the VSYNC, HSYNC or the OR'd combination status of the display.
GPIO_INT	0	120	НО	IOVDD	L	Output	This interrupt pin is associated with selected GPIO pins when configured as inputs or outputs. Interrupt functionality is not affected by Power Save. See Section 9.3.9, "General Purpose IO Pins Registers" on page 66 for operational description.
RESET#	Ι	118	н	IOVDD	Input	Input	Active low input to set all internal registers to the default state and to force all signals to their inactive states.

Table 4-2: Host Interface Pin Descriptions

4.2.2 LCD Interface

Pin Name	Туре	QFP Pin #	Cell	IO Voltage	RESET# State	Power Save Status	Description
		58,54,35,					Panel Data bits 17-0. VD[17:0] are used for all modes.
	Ю	36,78,75,					Note: The Panel Data Lines can be swapped (i.e.
VD[17·0]		71,63,59,	HB_ DSEL	PIOVDD	L	L	VD17 = VD0) using the VD Data Swap bit, REG[14b] bit 7
VD[17.0]		55,53,80,					Note: The VD output drive is selectable between
		79,76,73,					2.5mA and 6.5mA using the CNF2 pin. For details,
		66,60,56					see Section 4.3, "Summary of Configuration Options" on page 18.
VS	0	12	HO	PIOVDD	Н	L	This output pin is the Vertical Sync pulse
HS	0	11	HO	PIOVDD	Н	L	This output is the Horizontal Sync pulse
PCLK	0	13	HO	PIOVDD	CLKI	L	This output pin is the Data Clock
DE	0	10	HO	PIOVDD	L	L	This output pin is the Data Enable

Table 4-3: LCD Interface Pin Descriptions

Note

The LCD interface requires a separate power rail (PIOVDD) to support the configurable IO drive. For details, see the CNF2 description in Section 4.3, "Summary of Configuration Options" on page 18.

Note

Input of VD[17:0] is used for production test only.

4.2.3 Clocks

Pin Name	Туре	QFP Pin #	Cell	IO Voltage	RESET# State	Power Save Status	Description
CLKI	I	145	HIS	IOVDD	Input	Input	MHz input for PLL operation or MHz input if PLL is bypassed
							Input frequency range: 1MHz ~ 33MHz
CLKOUT	0	141	141 HO	IOVDD	L	CLKI	This output pin represents the CLKI pin if enabled by CLKOUTEN. When disabled the output is low.
CLROOT	0						Note: this output is not affected by the various power save modes
CLKOUTEN	I	142	HI	IOVDD	Input	Input	This pin enables/disables the CLKOUT pin.

Table 4-4: Clock Input Pin Descriptions

4.2.4 Miscellaneous

Pin Name	Туре	QFP Pin #	Cell	IO Voltage	RESET# State	Power Save Status	Description
CNF[2:0]	I	103,105, 111	ні	IOVDD	Input	Input	These inputs are used for power-up configuration. For details, see Section 4.3, "Summary of Configuration Options" on page 18.
							Note: These pins must be connected directly to IOVDD or VSS.
TESTEN	I	117	LIDS	IOVDD	_	_	Test Enable input used for production test only This pin should be left unconnected for normal use.
		86,97,	7,)0, 01, 07	IOVDD	L		
0007-01	10	99,100,				Pull	These pins are general purpose input/output pins.
GPIO[7:0]	10	102,101,				Down Active	be controlled using REG[64h].
		106,107					
PWRSVE	I	98	ні	IOVDD	Input	Input	This pin enables/disables the Standby Power Save Mode
						-	When unused this pin must be connected to VSS.

Table 4-5: Miscellaneous Pin Descriptions

Pin Name	Туре	QFP Pin #	Cell	IO Voltage	RESET# State	Power Save Status	Description
TEST[2:0]	I	115,113, 112	HID	IOVDD	_	_	These are Test Function pins and are used for production test only. These pins should be left unconnected for normal operation.
SCANEN	I	116	HID	IOVDD	_	_	This is the Test Scan Enable input and is used for production test only. This pin should be left unconnected for normal operation.
VCP	I	149	LITR	PLLVDD	_	_	This is the PLL VCP Test pin and is used for production test only. This pin should be left unconnected for normal operation.
NC		1,2,3,4, 6,14-20, 23,25, 27-34, 40, 42-47, 49, 57,61,62, 67,70,72, 74,77,85, 87-93, 95,104, 109,114, 126, 128-134, 136,150, 155,160, 174,176					These pins are not connected.

Table 4-5: Miscellaneous Pin Descriptions (Continued)

4.2.5 Power And Ground

Pin Name	Туре	QFP Pin #	Cell	Description	
		8,37,51,			
COREVDD	Р	81,108,125,	Р	Core power supply	
		144,164			
חחעסו	P	94,123,140,	P	IO nower supply for the host interface	
10100	I	147,157,173	I	To power supply for the nost interface	
		5,21,24,			
PIOVDD	Р	39,48,64,	Ρ	IO power supply for the panel interface	
		68,83			
PLLVDD	Р	148	Р	PLL power supply	
PLLVSS	Р	151	Р	GND for PLL	
		7,9,22,			
		26,38,41,			
		50,52,65,			
VCC	D	69,82,84,	Р		
V55	Р	96,110,124,	Р	GND	
		127,139,143,			
		146,158,165,			
		175			

Table 4-6: Power And Ground Pin Descriptions

4.3 Summary of Configuration Options

These pins are used for power-up configuration and must be connected directly to IOVDD or VSS. The state of CNF[2:0] may be changed at any time.

Configuration	Power-On/Reset State			
Input	1 (connected to IOVDD)	0 (Connected to VSS)		
CNF0	Host Data Lines are normal: If CNF1 = 1, then D15 = D15, etc. If CNF1 = 0, then D7 = D7, etc.	Host Data Lines are swapped: If CNF1 = 1, then D15 = D0, etc. If CNF1 = 0, then D7 = D0, etc.		
CNF1	Host Data is 16-bit	Host Data is 8-bit		
CNF2	PIOVDD output current (I _{OL2}) = 6.5mA	PIOVDD output current (I _{OL2}) = 2.5mA		

Table 4-7: Summary of Power-On/Reset Options

Note

When CNF1=0, all Register access is 8-bit only.

When CNF1 =1 (16-bit): All Register access is 8-bit ONLY (the most significant byte on the data bus is ignored) except the Memory Data Port. Access to the Memory Data Port is 16-bit.

5 Pin Mapping

5.1 Intel 80 Data Pins

This function is controlled by CNF [1:0]

Pin Name	16-Bit Data No Swap (CNF1=1, CNF0=1)	16-Bit Data Swapped (CNF1=1, CNF0=0)	8-Bit Data No Swap (CNF1=0, CNF0=1)	8-Bit Data Swapped (CNF1=0, CNF0=0)
MD15	MD15	MD0	Pulled Low by Internal Resistor	Pulled Low by Internal Resistor
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
MD8	MD8	MD7	Pulled Low by Internal Resistor	Pulled Low by Internal Resistor
MD7	MD7	MD8	MD7	MD0
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
MD0	MD0	MD15	MD0	MD7

Table 5-1:	S1D13L03	Intel 80	Data Pin	Manning
1001001.	010101000	111101 00	D WWW I W	mapping

Table 5-2: S1D13L03 Intel 80 Data Pin Mapping

Pin Name	16-Bit Data No Swap (CNF1=1, CNF0=1)	16-Bit Data Swapped (CNF1=1, CNF0=0)	8-Bit Data No Swap (CNF1=0, CNF0=1)	8-Bit Data Swapped (CNF1=0, CNF0=0)
MD15	MD15	MD0	Hi-Z	Hi-Z
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
MD8	MD8	MD7	Hi-Z	Hi-Z
MD7	MD7	MD8	MD7	MD0
•	•	•	•	•
•	•	•	•	•
•	•	•	•	•
MD0	MD0	MD15	MD0	MD7

5.2 LCD Interface Pin Mapping

Din	161	орр	18bpp		
PIN	Single (18-bit)		Single	(18-bit)	
Name	Normal	Swap	Normal	Swap	
VS		Vertica	al Sync		
HS		Horizon	ital Sync		
PCLK		Pixel	Clock		
DE		Data I	Enable		
VD0	B4	R4	B0	R5	
VD1	B0	R3	B1	R4	
VD2	B1	R2	B2	R3	
VD3	B2	R1	B3	R2	
VD4	B3	R0	B4	R1	
VD5	B4	R4	B5	R0	
VD6	G0	G5	G0	G5	
VD7	G1	G4	G1	G4	
VD8	G2	G3	G2	G3	
VD9	G3	G2	G3	G2	
VD10	G4	G1	G4	G1	
VD11	G5	G0	G5	G0	
VD12	R4	B4	R0	B5	
VD13	R0	B3	R1	B4	
VD14	R1	B2	R2	B3	
VD15	R2	B1	R3	B2	
VD16	R3	B0	R4	B1	
VD17	R4	B4	R5	B0	

Table 5-3: LCD Interface Pin Mapping

5.3 LCD Interface Data Pins

This function is controlled by REG[14h] bit 7.

Pin Name	18-Bit Data No Swap REG[14] b7=0	18-Bit Data Swapped REG[14] b7=1
VD17	VD17	VD0
•	•	•
•	•	•
•	•	•
VD0	VD0	VD17

Table 5-4: LCD Interface Data Pin Mapping

6 D.C. Characteristics

6.1 Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
Core V _{DD}	Core Supply Voltage	VSS - 0.3 ~ 2.0	V
PLL V _{DD}	PLL Supply Voltage	VSS - 0.3 ~ 2.0	V
IO V _{DD}	Host IO Supply Voltage	COREVDD ~ 4.0	V
PIO V _{DD}	Panel IO Supply Voltage	COREVDD ~ 4.0	V
V _{IN}	Input Signal Voltage	VSS - 0.3 ~ IOVDD + 0.3	V
V _{OUT}	Output Signal Voltage	VSS - 0.3 ~ IOVDD + 0.3	V
I _{OUT}	Output Signal Current	±10	mA

Table 6-1: Absolute Maximum Ratings

6.2 Recommended Operating Conditions

Symbol	Parameter	Condition	Min	Тур	Max	Units
Core V _{DD}	Core Supply Voltage	VSS = 0 V	1.40	1.50	1.60	V
PLL V _{DD}	PLL Supply Voltage	VSS = 0 V	1.40	1.50	1.60	V
IO V _{DD}	Host IO Supply Voltage	VSS = 0 V	1.65	_	3.6	V
PIO V _{DD}	Panel IO Supply Voltage	VSS = 0 V	1.65	_	3.6	V
V _{IN}	Input Voltage	—	VSS	_	IOVDD	V
T _{OPR}	Operating Temperature	—	-40	+25	+85	°C
T _{stq}	Storage Temperature	—	-65		+150	°C

Table 6-2: Recommended Operating Conditions

Note

There are no special Power On/Off requirements with respect to sequencing the various VDD pins. There are also no special requirements for the IO signals, however Inputs should not be floating. If the input signals were to power up in a valid cycle, the S1D13L03 would decode the cycle.

6.3 Electrical Characteristics

The following characteristics are for: IOVDD. VSS = 0V, T_{OPR} = -40 to +85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{QALL}	Quiescent Current	CLKI stopped (grounded), Sleep Mode enabled, all power supplies active	_	100		μΑ
I _{PLL}	PLL Current	f _{PLL} = 54MHz	_	500	1000	μΑ
ICORE	Operation Peak Current	COREVDD Power Pin	_		62	mA
P _{CORE}	Core Typical Operating Power		_	9.15	_	mW
P _{PLL}	PLL Typical Operating Power	see Note 1	_	0.7	_	mW
P _{PIO}	PIO Typical Operating Power		_	2.8		mW
P _{HIO}	HIO Typical Operating Power		—	0.018	_	mW
P _{CORE}	Core Typical Operating Power		—	10.9	_	mW
P _{PLL}	PLL Typical Operating Power	see Note 2	_	0.77	_	mW
P _{PIO}	PIO Typical Operating Power	See Note 2	_	2.124	_	mW
P _{HIO}	HIO Typical Operating Power		_	0.001	_	mW
I _{IZ}	Input Leakage Current	—	-5	_	5	μΑ
I _{OZ}	Output Leakage Current	—	-5	_	5	μΑ
IOV _{OH2}	High Level Output Voltage	IOV _{DD} = min I _{OH2} = -2.5mA	IOVDD - 0.40		IOVDD	V
PIOV _{OH2}	High Level Output Voltage	PIOVDD = min I _{OH2} = -2.5mA	PIOVDD - 0.40	_	PIOVDD	V
PIOV _{OH4}	High Level Output Voltage	PIOVDD = min I _{OH2} = -6.5mA	PIOVDD - 0.40	_	PIOVDD	V
IOV _{OL2}	Low Level Output Voltage	IOVDD = min I _{OL2} = 2.5mA	VSS	_	0.40	V
PIOV _{OL2}	Low Level Output Voltage	PIOVDD = min I _{OL2} = 2.5mA	VSS	_	0.40	V
PIOV _{OL4}	Low Level Output Voltage	PIOVDD = min I _{OL2} = 6.5mA	VSS	_	0.40	V
IOVIH	High Level Input Voltage	CMOS Input	1.27	_	_	V
PIOV _{IH}	High Level Input Voltage	CMOS Input	1.27	_	_	V
IOV _{IL}	Low Level Input Voltage	CMOS Input	_		0.57	V
PIOV _{IL}	Low Level Input Voltage	CMOS Input	—	—	0.57	V
IOV _{T+}	Positive Trigger Voltage	CMOS Schmitt	0.57	_	1.56	V
IOV _{T-}	Negative Trigger Voltage	CMOS Schmitt	0.33		1.27	V
IO V _H	Hysteresis Voltage	CMOS Schmitt	0.24		_	V
R _{PU1}	Pull-Up Resistance Type1	V _I = VSS	40	100	240	kΩ

Table 6-3: Electrical Characteristics for IOVDD or PIOVDD = $1.8V \pm 0.15V$

Symbol	Parameter	Condition	Min	Тур	Мах	Units
R _{PD1}	Pull-Down Resistance Type1	V _I = VDD	40	100	240	kΩ
R _{PU2}	Pull-Up Resistance Type2	V _I = VSS	80	200	480	kΩ
R _{PD2}	Pull-Down Resistance Type2	V _I = VDD	80	200	480	kΩ
C _{IO}	Pin Capacitance	f = 1MHz, VDD = 0V	—	—	8	pF

Table 6-3: Electrical Characteristics for IOVDD or PIOVDD = $1.8V \pm 0.15V$

Note

- 1. Typical Operating Current Environment:
 - 352x416 K2 TFT panel with PCLK divide by 4. SYSCLK=48.5MHz from PLL, PLL Source from 19.2MHz CLKI input. 18bpp memory storage. COREVDD and PLLVDD to 1.5V, HIOVDD, PIOVDD to 1.8V
- Typical Operating Current Environment: 800 x 480 TFT panel with PCLK divide by 3. SYSCLK= 59MHz from PLL, PLL Source from 12MHz CLKI input. 16bpp memory storage. COREVDD and PLLVDD to 1.5V, HIOVDD, PIOVDD to 1.8V

The following characteristics are for: IOVDD, VSS = 0V, T_{OPR} = -40 to +85°C.

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{QALL}	Quiescent Current	Quiescent Conditions	—	160	—	μA
I _{PLL}	PLL Current	f _{PLL} = 54MHz	—	500	1000	μA
I _{CORE}	Operation Peak Current	COREVDD Power Pin	—	—	62	mA
I _{IZ}	Input Leakage Current	—	-5	—	5	μA
I _{OZ}	Output Leakage Current	—	-5	—	5	μA
IOV _{OH2}	High Level Output Voltage	IOV _{DD} = min I _{OH2} = -4.0mA	IOVDD - 0.40	—	IOVDD	V
PIOV _{OH2}	High Level Output Voltage	PIOVDD = min I _{OH2} = -4.0mA	PIOVDD - 0.40	_	PIOVDD	V
PIOV _{OH4}	High Level Output Voltage	PIOVDD = min I _{OH2} = -12.0mA	PIOVDD - 0.40	_	PIOVDD	V
IOV _{OL2}	Low Level Output Voltage	IOVDD = min I _{OL2} = 4.0mA	VSS	_	0.40	V
PIOV _{OL2}	Low Level Output Voltage	PIOVDD = min I _{OL2} = 4.0mA	VSS	_	0.40	V
PIOV _{OL4}	Low Level Output Voltage	PIOVDD = min I _{OL2} = 12.0mA	VSS	_	0.40	V
IOV _{IH}	High Level Input Voltage	CMOS Input	2.20	_	—	V
PIOV _{IH}	High Level Input Voltage	CMOS Input	2.20	—	—	V
IOV _{IL}	Low Level Input Voltage	CMOS Input	—	—	0.80	V
PIOV _{IL}	Low Level Input Voltage	CMOS Input	—	—	0.80	V
IOV _{T+}	Positive Trigger Voltage	CMOS Schmitt	1.40	—	2.70	V
IOV _{T-}	Negative Trigger Voltage	CMOS Schmitt	0.60	—	1.80	V
IO V _H	Hysteresis Voltage	CMOS Schmitt	0.45	_	—	V
R _{PU1}	Pull-Up Resistance Type1	V _I = VSS	20	50	120	kΩ
R _{PD1}	Pull-Down Resistance Type1	V _I = VDD	20	50	120	kΩ
R _{PU2}	Pull-Up Resistance Type2	V _I = VSS	40	100	240	kΩ
R _{PD2}	Pull-Down Resistance Type2	V _I = VDD	40	100	240	kΩ
C _{IO}	Pin Capacitance	f = 1MHz, VDD = 0V			8	pF

Table 6-4: Electrical Characteristics for IOVDD or PIOVDD = $3.3V \pm 0.3V$

7 A.C. Characteristics

Conditions:

$$\begin{split} &\text{IOVDD} = \text{PIOVDD} = 1.8\text{V} \pm 0.15\text{V} \text{ or } 3.3\text{V} \pm 0.3\text{V} \\ &\text{T}_{\text{A}} = -40^{\circ} \text{ C to } 85^{\circ} \text{ C} \\ &\text{T}_{\text{rise}} \text{ and } \text{T}_{\text{fall}} \text{ for all inputs except Schmitt and CLKI must be} \leq 50 \text{ ns } (10\% \sim 90\%) \\ &\text{T}_{\text{rise}} \text{ and } \text{T}_{\text{fall}} \text{ for all Schmitt must be} \leq 5 \text{ ms } (10\% \sim 90\%) \\ &\text{C}_{\text{L}} = 8\text{pF} \sim 30\text{pF} \text{ (MD[15:0])} \\ &\text{C}_{\text{L}} = 15\text{pF} \text{ (TE, GPIO_INT, CLKOUT)} \\ &\text{C}_{\text{L}} = 30\text{pF} \text{ (LCD Panel/GPIO Interface)} \end{split}$$

7.1 Clock Timing

7.1.1 Input Clocks



Figure 7-1 Clock Input Required (CLKI)

Symbol	Parameter	Min	Тур	Мах	Units
f _{OSC}	Input clock frequency - PLL used for System Clock	1	_	66	MHz
(see note 6)	Input clock frequency - CLKI used for System Clock	0	_	68.90	MHz
t _{osc}	Input clock period	—	1/f _{OSC}	—	μS
t1	Input clock pulse width high	0.4t _{OSC}	_	0.6t _{OSC}	μS
t2	Input clock pulse width low	0.4t _{OSC}	_	0.6t _{OSC}	μS
t3	Input clock rise time (10% - 90%)	—	—	5.0	ns
t4	Input clock fall time (90% - 10%)	—	_	5.0	ns
t5	Input clock period jitter (see notes 2 and 4)	-300		300	ps
t6 (see note 1)	Input clock cycle jitter (see notes 3 and 4)	-300		300	ps

 Table 7-1 Clock Input Requirements (CLKI)

1. $t6 = 2 t_{OSC}$

- 2. The input clock period jitter is the displacement relative to the center period (reciprocal of the center frequency).
- 3. The input clock cycle jitter is the difference in period between adjacent cycles.
- 4. The jitter characteristics must satisfy both the t5 and t6 characteristics
- 5. Input Duty cycle is not critical and can be 40/60
- 6. The minimum System Clock frequency required for correct operation depends on the cycle length of the Intel 80 interface. See Section 8.4, "Setting SYSCLK and PCLK" on page 42 for more details.

7.1.2 PLL Clock

The PLL circuit is an analog circuit and is very sensitive to noise on the input clock waveform or the power supply. Noise on the clock or the supplied power may cause the operation of the PLL circuit to become unstable or increase the jitter.

Due to these noise constraints, it is highly recommended that the power supply traces or the power plane for the PLL be isolated from those of other power supplies. Filtering should also be used to keep the power as clean as possible. The jitter of the input clock waveform should be as small as possible.



Figure 7-2: PLL Start-Up Time

Symbol	Parameter	Min	Max	Units
f _{PLL}	PLL output clock frequency	44.26 ¹	66.95	MHz
t _{PJref}	PLL output clock period jitter	-3	3	%
t _{PDuty}	PLL output clock duty cycle	40	60	%
t _{PStal}	PLL output stable time	—	10	ms

¹ Refer to Section 8.4, "Setting SYSCLK and PCLK" on page 42.

7.2 RESET# Timing



Figure 7-3 S1D13L03 RESET# Timing

Symbol	Parameter	Min	Мах	Units
t1	Active Reset Pulse Width	1		CLKI

7.3 Host interface Timing



7.3.1 Intel 80 Interface Timing - 1.8 Volt

Figure 7-4: Intel 80 Input A.C. Characteristics - 1.8 Volt

Signal	Symbol	Parameter	Min	Max	Unit	Description	
	t _{ast}	Address setup time (read/write)	1	—	ns		
D/C#	t _{wah}	Address hold time (write)	5	—	ns		
	t _{rah}	Address hold time (read)	29	—	ns		
	t _{wcs}	Chip Select setup time (write)	t _{wl}	—	ns		
<u></u>	t _{rcs}	Chip Select setup time (read)	t _{rl}	—	ns		
0.5#	t _{ch}	Chip Select hold time (read/write)	0	—	ns		
	t _{csf}	Chip Select Wait time (read/write)	1	—	ns		
		Register Write cycle	12	—	ns		
	t _{wc}	LUT write cycle	2SYSCLK + 1	—	ns		
\\/⊏#		Memory write cycle	2SYSCLK + 1	—	ns		
VVL#	t _{wl}	Pulse low duration	5	—	ns		
	t _{wh}	Pulse high duration	t _{wc} - t _{wl}	—	ns		
	t _{w2r}	WR# rising edge to RD# falling edge	11	—	ns	Note 1	
-	t _{r2w}	RD# rising edge to WR# falling edge	26	—	ns	Note 2	
	t _{rc}	Read cycle	t _{rl} + t _{rh}	—	ns		
RD#	t _{rl}	Pulse low duration	t _{rdv}	—	ns		
	t _{rh}	Pulse high duration for Registers	35	_	ns		
		Pulse high duration for Memory and LUT	1SYSCLK + 26	—	ns		
	t _{dst}	Write data setup time	4	_	ns		
	t _{dht}	Write data hold time	5	—	ns		
	t _{rodh}	Read data hold time from RD# rising edge	11		ns		
	t _{rrdz}	RD# rising edge to MD Hi-Z	—	31	ns		
	t _{codh}	Read data hold time from CS# rising edge	1	_	ns		
	t _{crdz}	CS# rising edge to MD Hi-Z	—	8	ns		
MD[15:0]		RD# falling edge to MD valid for Registers	—	16	ns		
(Note 3)		RD# falling edge to MD valid for LUT	—	4SYSCLK + 26	ns	CL=30pF	
	+	RD# falling edge to MD valid for Memory	—	5SYSCLK + 19	ns		
	۲dv	RD# falling edge to MD valid for Registers	—	11	ns		
		RD# falling edge to MD valid for LUT	—	4SYSCLK + 21	ns	CL = 8pF	
		RD# falling edge to MD valid for Memory	_	5SYSCLK + 14	ns		
	+	RD# falling edge to MD driven	4		ns	CL=30pF	
	^L rdd	RD# falling edge to MD driven	3	—	ns	CL = 8pF	

Table 7-4: Intel 80 Input A.C. Characteristics - 1.8 Volt

Note

- 1. For a read cycle after a write cycle, MD[15:0] must be driven Hi-Z a maximum of t_{rdd} after the falling edge of RD#.
- For a write cycle after a read cycle, MD[15:0] should not be driven by the host until t_{rrdz} after the rising edge of RD#.

Seiko Epson Corporation

3. When CNF1=0, only MD[7:0] are used. When CNF1=1, MD[7:0] are used for all accesses except for the Memory Data Port when MD[15:0] are used.



7.3.2 Intel 80 Interface Timing - 3.3 Volt

Figure 7-5: Intel 80 Input A.C. Characteristics - 3.3 Volt

Signal	Symbol	Parameter	Min	Max	Unit	Description
	t _{ast}	Address setup time (read/write)	1	_	ns	
D/C#	t _{wah}	Address hold time (write)	5	_	ns	
	t _{rah}	Address hold time (read)	29	_	ns	
	t _{wcs}	Chip Select setup time (write)	t _{wl}	—	ns	
<u></u>	t _{rcs}	Chip Select setup time (read)	t _{ri}	_	ns	
03#	t _{ch}	Chip Select hold time (read/write)	0	_	ns	
	t _{csf}	Chip Select Wait time (read/write)	1	_	ns	
		Register Write cycle	12	_	ns	
	t _{wc}	LUT write cycle	2SYSCLK + 1	_	ns	
\\/=#		Memory write cycle	2SYSCLK + 1	_	ns	
VV L #	t _{wl}	Pulse low duration	5	_	ns	
	t _{wh}	Pulse high duration	t _{wc} - t _{wl}	_	ns	
	t _{w2r}	WR# rising edge to RD# falling edge	16	_	ns	Note 1
RD#	t _{r2w}	RD# rising edge to WR# falling edge	26	_	ns	Note 2
	t _{rc}	Read cycle	t _{rl} + t _{rh}	_	ns	
	t _{rl}	Pulse low duration	t _{rdv}	_	ns	
	t .	Pulse high duration for Registers	36	—	ns	
	чтh	Pulse high duration for Memory and LUT	1SYSCLK + 26	—	ns	
	t _{dst}	Write data setup time	4	—	ns	
	t _{dht}	Write data hold time	5	—	ns	
	t _{rodh}	Read data hold time from RD# rising edge	11	_	ns	
	t _{rrdz}	RD# rising edge to MD Hi-Z	—	31	ns	
	t _{codh}	Read data hold time from CS# rising edge	1		ns	
	t _{crdz}	CS# rising edge to MD Hi-Z	_	8	ns	
MD[15:0]		RD# falling edge to MD valid for Registers	—	11	ns	
(Note 3)		RD# falling edge to MD valid for LUT	—	4SYSCLK + 21	ns	CL=30pF
	+.	RD# falling edge to MD valid for Memory	—	5SYSCLK + 14	ns	
	t _{rdv}	RD# falling edge to MD valid for Registers	—	9	ns	
		RD# falling edge to MD valid for LUT	—	4SYSCLK + 18	ns	CL = 8pF
		RD# falling edge to MD valid for Memory	—	5SYSCLK + 11	ns	
	+	RD# falling edge to MD driven	3	—	ns	CL=30pF
	^L rdd	RD# falling edge to MD driven	2	—	ns	CL = 8pF

Table 7-5: Intel 80 Input A.C. Characteristics - 3.3 Volt

Note

- 1. For a read cycle after a write cycle, MD[15:0] must be driven Hi-Z a maximum of t_{rdd} after the falling edge of RD#.
- For a write cycle after a read cycle, MD[15:0] should not be driven by the host until t_{rrdz} after the rising edge of RD#.

Seiko Epson Corporation

3. When CNF1=0, only MD[7:0] are used. When CNF1=1, MD[7:0] are used for all accesses except for the Memory Data Port when MD[15:0] are used.

7.3.3 Definition of Transition Time to Hi-Z State

Due to the difficulty of Hi-Z impedance measurement for high speed signals, transition time from High/Low to Hi-Z specified as follows.

- High to Hi-Z delay time: t_{pHZ}, delay time when a gate voltage of final stage of the Pch-MOSFET turns to 0.8 x IOVDD (Pch-MOSFET is off). Total delay time to Hi-Z is calculated as follows: Internal logic delay + t_{pHZ} (from High to Hi-Z)
- Low to Hi-Z delay time: t_{pLZ}, delay time when a gate voltage of final stage of the Nch-MOSFET turns to 0.2 x IOVDD (Nch-MOSFET is off). Total delay time to Hi-Z is calculated as follows:

Internal logic delay + t_{pHZ} (from High to Hi-Z)

The functional model of a final stage of the Tri state Output Cell is shown in Figure 7-6: "Definition of transition time to Hi-Z state".



Figure 7-6: Definition of Transition Time to Hi-Z State

7.4 Display Interface

The timing parameters required to drive a flat panel display are shown below. Timing details for each supported panel type are provided in the remainder of this section.

Note

All timing measurements are taken to/from the ½PIOVDD level in the following Display Interface timing diagrams.



Figure 7-7: Panel Timing Parameters

Table 7-6: Panel	Timing Pa	rameter Definition	and Register	Summary
------------------	-----------	--------------------	--------------	---------

Symbol	Description	Derived From	Units
HDISP	Horizontal Display Width	(REG[16h] bits 6-0) x 8	
HNDP	Horizontal Non-Display Period	(REG[18h] bits 6-0)	Te
HPS	HS Pulse Start Position	REG[22h] bits 6-0	
HSW	HS Pulse Width	(REG[20h] bits 6-0)	
VDISP	Vertical Display Height	(REG[1Ch] bits 1-0, REG[1Ah] bits 7-0)	
VNDP	Vertical Non-Display Period	REG[1Eh] bits 7-0	Lines
VPS	VS Pulse Start Position	REG[26h] bits 7-0	(HT)
VSW	VS Pulse Width	REG[24h] bits 6-0	

Note

$$TS = 1/PCLK$$

7.4.1 TFT Power-On Sequence



Figure 7-8: TFT Power-On Sequence Timing

Table 7-7: TFT Power-On Sequence Timin
--

Symbol	Parameter	Min	Мах	Units
t1	Power Save Mode disabled to LCD signals active	0	20	ns

7.4.2 TFT Power-Off Sequence

Power Save Mode Enable** (REG[56h] bits 1-0)	,	t1	•
LCD Signals***		· · · · · · · · · · · · · · · · · · ·	<u>\</u>
The LCD power-off set *LCD Signals include:	quence is activated by programming the Power Save Reg VD[17:0], PCLK, HS, VS, and DE.	gister (REG	[56h]) bit 1 or bit 0 to 1.

Figure 7-9: TFT Power-Off Sequence Timing

Table 7-8: TFT Power-Off Sequence Timing

Symbol	Parameter	Min	Мах	Units
t1	Power Save Mode enabled to LCD signals low	0	20	ns

36
7.4.3 18-Bit TFT Panel Timing



Figure 7-10: 18-Bit TFT A.C. Timing

Note

HS, VS, PCLK all have Polarity Select bits via registers

Symbol	Parameter	Min	Тур	Max	Units
t1	VS cycle time	_	VDISP + VNDP	_	Lines
t2	VS pulse width low	—	VSW	—	Lines
t3	VS falling edge to HS falling edge phase difference	—	HPS	_	Ts
t4	HS cycle time	—	HDISP + HNDP	_	Ts
t5	HS pulse width low	—	HSW	_	Ts
t6	HS Falling edge to DE active	—	HNDP-HPS	_	Ts
t7	DE pulse width	—	HDISP	_	Ts
t8	DE falling edge to HS falling edge	—	HPS	_	Ts
t9	PCLK period	1	—		Ts
t10	PCLK pulse width low	0.5	—		Ts
t11	PCLK pulse width high	0.5	—		Ts
t12	HS setup to PCLK active edge	0.5	—		Ts
t13	DE to PCLK rising edge setup time	0.5	—		Ts
t14	DE hold from PCLK active edge	0.5	—		Ts
t15	Data setup to PCLK active edge	0.5	—		Ts
t16	Data hold from PCLK active edge	0.5	—	_	Ts
t17	DE Stop setup to VS start	_	VPS	_	Ts
t18	Vertical Non-Display Period	-	VNDP	_	Ts

Table 7-9: 18-Bit TFT A.C. Timing

1. Ts = pixel clock period

8 Clocks

8.1 Clock Descriptions



Figure 8-1: S1D13L03 Clock Block Diagram

8.2 PLL Block Diagram



Figure 8-2: PLL Block Diagram

8.3 Clocks versus Functions

This table lists the internal clocks required for the following S1D13L03 functions.

Function	Internal SYSCLK	Internal PCLK		
Register Read/Write	No	No		
Memory Read/Write	Yes	No		
Look-Up Table Register Read/Write	Yes	No		
Power Save	No	No		
LCD Output	Yes	Yes		

5

Note

Register access does not require an internal clock as the S1D13L03 creates a clock from the bus cycle alone.

8.4 Setting SYSCLK and PCLK

The period of the system clock, T_{SYSCLK}, must be set such that it falls within the following range:

For PLL: 14.94ns < T_{SYSCLK} < (T_{BBC} - 0.914) x 0.485 ns For CLKI: 14.50ns < T_{SYSCLK} < (T_{BBC} - 0.914) x 0.5ns

where T_{BBC} is the minimum back-to-back cycle time of the Intel 80 Interface.

For example, if the minimum back-to-back cycle time of the Intel 80 Interface is $5 \times 9.5 = 47.5$ ns, then:

For PLL: 14.94ns < T_{SYSCLK} < 22.594ns For CLKI: 14.50ns < T_{SYSCLK} < 23.293ns

Therefore,

For PLL: 44.26MHz < f_{SYSCLK} < 66.95MHz For CLKI: 42.94MHz < f_{SYSCLK} < 68.96MHz

Care should be taken when setting T_{SYSCLK} so that the desired PCLK frequency, f_{PCLK} , can be achieved. PCLK is an integer divided version of SYSCLK. The following graph shows the suggested setting for SYSCLK for a given value of PCLK for $T_{BBC} = 47.5$ ns.



Figure 8-3: Setting of SYSCLK For a Desired PCLK

9 Registers

This section discusses how and where to access the S1D13L03 registers. It also provides detailed information about the layout and usage of each register.

Burst data writes to the register space is supported. This applies to all register write access except the Memory Data Port (REG[48h - 49h]) and the Gamma Correction Table Data Register [REG[54h]). All writes to these two registers will auto-increment the internal memory address only.

9.1 Register Mapping

All registers and memory are accessed via the Intel 80 interface. All access is 8-bit only except for the Memory Data Port (REG[48h - 49h]) which is accessed as 16-bit (if CNF1=1) or 8-bit (if CNF1=0).

9.2 Register Set

The S1D13L03 registers are listed in the following table.

Register F	'g	Register	Pg								
Clock Con	figur	ration Registers									
REG[04h] PLL M-Divider Register	45	REG[06h] PLL Setting Register 0	46								
REG[08h] PLL Setting Register 1	46	REG[0Ah] PLL Setting Register 2	46								
REG[0Ch] PLL Setting Register 3	47	REG[0Eh] PLL Setting Register 4	47								
REG[10h]	47	REG[12h] Clock Source Select Register	48								
Panel Con	figur	ation Registers									
REG[14h] Panel Type Register	50	REG[16h] Horizontal Display Width Register (HDISP)	50								
REG[18h] Horizontal Non-Display Period Register (HNDP)	50	REG[1Ah] Vertical Display Height Register 0 (VDISP)	51								
REG[1Ch] Vertical Display Height Register 1 (VDISP)	51	REG[1Eh] Vertical Non-Display Period Register (VNDP)	51								
REG[20h] HS Pulse Width Register (HSW)	51	REG[22h] HS Pulse Start Position Register 0 (HPS)	52								
REG[24h] VS Pulse Width Register (VSW)	52	REG[26h] VS Pulse Start Position Register 0 (VPS)	52								
REG[28h] PCLK Polarity Register	52										
Input Mode Register											
REG[2Ah] Input Mode Register	53										
Display Mode Registers											
REG[34h] Display Mode Register	55	REG[36h] Special Effects Register	56								
Window Settings											
REG[38h] Window X Start Position Register 0	58	REG[3Ah] Window X Start Position Register 1	58								
REG[3Ch] Window Y Start Position Register 0	58	REG[3Eh] Window Y Start Position Register 1	58								
REG[40h] Window X End Position Register 0	59	REG[42h] Window X End Position Register 1	59								
REG[44h] Window Y End Position Register 0	59	REG[46h] Window Y End Position Register 1	59								
Mei	nory	/ Access									
REG[48h] Memory Data Port Register 0	60	REG[49h] Memory Data Port Register 1	60								
REG[4Ah] Memory Read Address Register 0	61	REG[4Ch] Memory Read Address Register 1	61								
REG[4Eh] Memory Read Address Register 2	61										
Gamma C	orre	ction Registers									
REG[50h] Gamma Correction Enable Register	62	REG[52h] Gamma Correction Table Index Register	63								
REG[54h] Gamma Correction Table Data Register	63										
Miscella	ineo	us Registers									
REG[56h] Power Save Register	64	REG[58h] Non-Display Period Control / Status Register	64								
General Purp	ose	IO Pins Registers									
REG[5Ah] General Purpose IO Pins Configuration Register 0	66	REG[5Ch] General Purpose IO Pins Status/Control Register 0	66								
REG[5Eh] GPIO Positive Edge Interrupt Trigger Register	66	REG[60h] GPIO Negative Edge Interrupt Trigger Register	67								
REG[62h] GPIO Interrupt Status Register	67	REG[64h] GPIO Pull Down Control Register 0	67								

Table 9-1: S1D13L03 Register Set

9.3 Register Descriptions

All reserved bits must be set to the default value. Writing a non-default value to a reserved bit may produce undefined results. Bits marked as n/a have no hardware effect. Unless specified otherwise, all register bits are set to 0 during power-on reset.

Seiko Epson Corporation

9.3.1 Clock Configuration Registers

REG[04h] PLI Default = 00h	_ M-Divider	Register					Read/Write	
PLL Lock Bit (RO)	n/a			M-Divide	er bits 5-0			
7	6	5	4	3	2	1	0	
bit 7	PI W bu W	L Lock Bit (read hen this bit = 0, th ffer is prohibited. hen this bit = 1, th	only) 1e PLL outpu 1e PLL outpu	t is not stable t is stable.	. In this state R	X/W access to	the display	
bits 5-0	M Th	-Divider bits [5:0] nese bits determine	e the divide r	atio between	CLKI and the a	actual input c	lock to the PLL	
	No	te The internal input pending on CLKI,	clock to the l these bits w	PLL (PLLCL) ill have to be :	K) must be betw set accordingly	ween 1 MHz : 7.	and 2 MHz. De-	
	No	te Values higher then Table 9-2: PLL M	n 20h are not I-Divide Sele	allowed.				
	Г	REG[04b] bits 5-0	M-Divide I	Ratio				
		0h	1:1					
		01h 2:1						
		02h 3:1						
		03h	4:1					
		•	•					

٠

33:1

Reserved

٠

20h

21h to 3Fh

REG[06h] PLL Setting Register 0 Default = 00h Read/Write									
	PLL Setting Register 0 bits 7-0								
7		6	5		4	3	2	1	0

This register must be programmed with the value F8h.

REG[08h] PL Default = 00h	REG[08h] PLL Setting Register 1 Default = 00h Read/Write									
	PLL Setting Register 1 bits 7-0									
7	6	5	4	3	2	1	0			

This register must be programmed with the value 80h.

REG[0Ah] PI Default = 00h	REG[0Ah] PLL Setting Register 2 Default = 00h Read/Write									
			PLL Setting Re	gister 2 bits 7-0						
7	6	5	4	3	2	1	0			

This register must be programmed with the value 28h.

R	REG[0Ch] PLL Setting Register 3										
D	Default = 00h Read/Write										
	PLL Setting Register 3 bits 7-0										
	7	6	5	4	3	2	1	0			

This register must be programmed with the value 00h.

REG[0Eh] PLL Setting Register 4 Default = 00h Read/Write												
n/a		L-Counter bits 6-0										
7	6		5		4	3	3	2		1		0

bits 6-0

L-Counter bits [6:0] These bits are used to configure the PLL Output (in MHz) and must be set according to the following formula.

PLL Output = (L-Counter +1) x PLLCLK = LL x PLLCLK

Where:

PLL Output is the desired PLL output frequency (in MHz). L-Counter is the value of this register (in decimal). PLLCLK is the internal input clock to the PLL (in MHz).

Please refer to Section 8.4, "Setting SYSCLK and PCLK" on page 42 for restrictions on PLL Output frequencies.

Target Frequency (MHz)	LL	CLKI Input Clock (MHz)	M-Divider REG[04] bits 5-0	M-Divide Ratio	PLLCLK (MHz)	POUT (MHz)
53	53	12	0Bh	12:1	1.0	53
60	60	12	0Bh	12:1	1.0	60
•	•	•	•	•	•	•
53	53	19.2	12h	19:1	1.0105	53.53
60	60	19.2	12h	19:1	1.0105	60.63

Table 9-3 PLL Setting Example

REG[10h] Default = 00h	1						Read/Write	
	n/a							
7	6	5	4	3	2	1	0	

Writes to this register have no effect on hardware. During Auto Increment, a dummy write needs to be performed to this register.

REG[12h] Cl Default = 00h	ock S	ource	Selec	t Register	r				Read/Write
	PCLK Divide Select bits 4-0							/a	SYSCLK Source Select
7		6		5	4	3	2	1	0

bits 7-3

PCLK Divide Select bits [5:0]

These bits specify the divide ratio for the panel clock (PCLK). The clock source for PCLK is SYSCLK.

All resulting clock frequencies will maintain a 50/50 duty cycle regardless of divide ratio.

REG[0012h] bits 7-3	PCLK Divide Ratio
00h	Reserved
01h	2:1
02h	3:1
03h	4:1
04h	5:1
05h	6:1
06h	7:1
07h	8:1
08h	9:1
09h	10:1
0Ah	11:1
0Bh	12:1
0Ch	13:1
0Dh	14:1
0Eh	15:1
0Fh	16:1
10h	17:1
11h	18:1
•	•
•	•
•	•
1Fh	32:1

Table 9-4 PCLK Divide Ratio Selection

SYSCLK Source Select

This bit selects the system clock (SYSCLK) source for the controller. When this bit = 0, the SYSCLK source is the external CLKI input. When this bit = 1, the SYSCLK source is the internal PLL.

If the PLL is selected as the SYSCLK source (bit 0 = 1), the PLL must be configured using REG[06h], REG[08h], REG[0Ah], REG[0Ch], REG[0Eh] and REG[10h] before setting this bit.

Note

To use PLL as system clock source (SYSCLK), Sleep Mode needs to be first enabled, REG[56h] bit 1 = 1. Once in Sleep Mode, REG[04h] and REG[0Eh] can be changed to set the desired PLL frequency. Once REG[04h] and REG[0Eh] have been set, REG[12h] bit 0 can be set to 1b to select PLL as the system clock source. The PLL output will only be active after exiting the Sleep Mode (REG[56h] bit 1 = 0). The PLL output will become stable after 10msec. The display memory or the Gamma Correction Table must not be accessed before this time. REG[04h] bit 7, the PLL Lock Bit, can be used to determine if the PLL output is stable.

9.3.2 Panel Configuration Registers

REG[14h] Pa Default = 00h	nel Type Reg	jister					Read/Write		
VD Data Swap	n/a								
7	6 5 4 3 2 1								
bit 7	VD Wh Wh Not T	Data Swap en this bit = 0, en this bit = 1, e he Data swap v LCD Interface	data lines are data lines are will always go Data Pins" on	normal (i.e.: or swapped (i.e.: from the msb page 20.	utput pin VD17 output pin VD to the lsb on th	7 = VD17, etc. 17 = VD0, etc e active outpu	.) .) t pins. See		
bit 0	Res Thi	served s bit should no	t be written						

REG[16h] Ho	orizontal Dis	play Width I	Register (HDISP)				
Default = 01h	l							Read/Write
n/a				Horizont	tal Display Period b	oits 6-0		
7	6	5		4	3	2	1	0
bits 6-0	Ho Th tio	orizontal Displese bits spec n.	play Width ify the LC	n bits [6:0 D panel	0] Horizontal D	visplay Width (HDISP), in 8	pixel resolu-

Horizontal Display Width in number of pixels = $((REG[16h] bits 6-0) \times 8)$

Note

Minimum value of 8 pixels (register programmed to 1).

REG[18h] Ho	orizontal Non-	Display Perio	od Register (H	NDP)							
Default = 00h			U (,			Read/Write				
n/a		Horizontal Non-Display Period bits 6-0									
7	6	5	4	3	2	1	0				
bits 6-0	Hor The HN	DP is calculat HNDP = (F	the horizontal ed using the fol REG[18h] bits (non-display j non-display j llowing form 6-0)	period in pixels ula.						
	Note T H	e he minimum I S Start + HS	Horizontal Non Width <= HND	-Display Peri P	od is 3 Pixels (I	REG[18h] bits	6-0 = 03h).				

REG[1Ah] Ve Default = 01h	ertical Display	/ Height Regis	ster 0 (VDISP))			Read/Write
			Vertical Display	y Height bits 7-0			
7	6	5	4	3	2	1	0
REG[1Ch] Ve Default = 00h	ertical Display	/ Height Regis	ster 1 (VDISP)				Read/Write
		n	/a			Vertical Display	/ Height bits 9-8
7	6	5	4	3	2	1	0

REG[1Ch] bits 1-0

REG[1Ah] bits 7-0

Vertical Display Height bits [9:0]

These bits specify the LCD panel Vertical Display Height, in 1 line resolution. Vertical Display Height in number of lines = (REG[1Ch] bits 1-0, REG[1Ah] bits 7-0)

Note

Minimum value = 1 line

REG[1Eh] Vertical Non-Display Period Register (VNDP)											
Default = 01	h						Read/Write				
	Vertical Non-Display Period bits 7-0										
7	6	5	4	3	2	1	0				

bits 7-0

Vertical Non-Display Period bits [7:0]

These bits specify the Vertical Non-Display Period for panels in 1 line resolution.

Note

Minimum value = 2 lines

REG[20h] HS	8 Pulse Width	Register (HS	W)				Pood/\//rito	
Delault - 0011							Reau/ White	
HS Pulse Polarity			н	IS Pulse Width bits 6	-0			
7	6	5	4	3	2	1	0	
bit 7	HS Pulse Polarity This bit selects the polarity of the horizontal sync signal. This bit is set according to the horizontal sync signal of the panel. When this bit = 0, the horizontal sync signal is active low. When this bit = 1, the horizontal sync signal is active high.							
bits 6-0 HS Pulse Width bits [6:0] These bits specify the width of the panel horizontal sync signal, in 1 pixel res horizontal sync signal is typically HS, depending on the panel type. The min for these bits is 1.							esolution. The nimum value	
	HS	Pulse Width in	number of piz	xels = (REG[2])	0h] bits 6-0)			

REG[22h] HS Default = 00h	S Pulse Start I	Position Regis	ster 0 (HPS)				Read/Write		
n/a			HS P	ulse Start Position bi	ts 6-0				
7	6	5	4	3	2	1	0		
bits 6-0	HS Pulse Start Position bits [6:0] These bits specify the start position of the horizontal sync signal with respect to the start of Horizontal Non-Display period, in 1 pixel resolution. HPS = (REG[22h] bits 6-0)								
REG[24h] VS Default = 00h	Pulse Width	Register (VS)	N)				Read/Write		
VS Pulse Polarity	n/a			VS Pulse W	idth bits 5-0				
7	6	5	4	3	2	1	0		
bit 7	VS This tical Who Who	Pulse Polarity s bit selects the l sync signal of en this bit = 0, en this bit = 1,	polarity of the f the panel. the vertical sy the vertical sy	e vertical sync nc signal is act nc signal is act	signal. This b tive low. tive high.	it is set accordi	ing to the ver-		
bits 5-0 VS Pulse Width bits [5:0] These bits specify the width of the panel vertical sync signal, in 1 line resolution. T tical sync signal is typically VS, depending on the panel type.							ution. The ver-		

VS Pulse Width in number of lines = REG[24h] bits 5-0

REG[26h]	VS Pul	se Start	Position Regis	ster 0 (VPS)				
Default = ()0h		-					Read/Write
				VS Pulse Start	Position bits 7-0			
7		6	5	4	3	2	1	0
bits 7-0		VS Th Ve	S Pulse Start Pos ese bits specify rtical Non-Disp	sition bits [7:0 the start posit lay period, in] ion of the verti 1 line resolutio	ical sync signal on.	with respect t	to the start of
		VF	PS is calculated VPS = (REC	using the follo G[26h] bits 7-0	wing formula:))	:		

REG[28h] PC Default = 00h	CLK Polarity F	Register								Read/Write
PCLK Polarity					n/a					
7	6	5	4		3		2		1	0
bit 7	PCI Wh	LK Polarity en this bit = 0,	the PCLK ou	ıtput	s data tra	ansiti	ons on the	e risii	ng edge	

When this bit = 1, the PCLK outputs data transitions on the falling edge

9.3.3 Input Mode Register

REG[2Ah] In Default = 01h	put Mode Reg	gister					Read/Write
Memory Data Format		n/a			Input Da	ta Format	
7	6	5	4	3	2	1	0

bit 7

Memory Data Format

This bit determines how the data is stored in memory

When this bit = 0, the data stored in memory is 16 bpp. In this case 18 bpp input data will be truncated to 16 bpp

When this bit = 1, the data stored in memory is 18 bpp. In this case 16 bpp input data (as determined by bits 3-0) will be expanded to 18 bpp.

Note

In 18-bpp mode, memory above \$A0000h is reserved for 2 bits of each 18 bit pixel. Therefore the maximum display resolution supported can be calculated as follows:

X x Y x $2 \le 640$ KB

In 16-bpp mode the entire 768K Byte display buffer is available and therefore the maximum display resolution is X x Y x $2 \le 768$ KB

bits 4-0

Input Data Format bits [4:0]

REG[2Ah] bits 3-0	Input Data Type
0000	Reserved
0001	RGB 5:6:5
0010	RGB 6:6:6 Mode 1
0011	RGB 8:8:8 Mode 1 (LSBs will be truncated to 16 bpp or 18 bpp)
0100	Reserved
0101	Reserved
0110	RGB 6:6:6 Mode 2
0111	RGB 8:8:8 Mode 2 (LSBs will be truncated to 16 bpp or 18 bpp)
1000 • • 1111	Reserved

Table 9-5: Input Data Type Selection

Note

For RGB 6:6:6 and RGB 8:8:8 Mode 1, if the image width is odd, the red pixel data in the last word in each line will be ignored. The red pixel data will need to be re-written on the following transfer along with the green data. See Figure 12-2: "18 bpp Mode 1(R 6-bit, G 6-bit, B 6-bit), 262,144 colors," on page 73 or Figure 12-4: "24 bpp Mode 1(R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors," on page 75.

Note

For further information on Input Data Format and Memory Data Format, see Section 11, "Intel 80, 8-bit Interface Color Formats" on page 69, Section 12, "Intel 80, 16-bit Interface Color Formats" on page 72.

REG[2Ch] through REG[32h] are Reserved

These registers are Reserved and should not be written.

9.3.4 Display Mode Registers

REG[34h] Di	splay Mode R	egister					
Default = 00h							Read/Write
Display Blank				Res	erved		
7	6	5	4	3	2	1	0
bit 7	Disj Whe Whe forc	play Blank en this bit = 0 , en this bit = 1 , ed to zero (i.e.	the LCD displ the LCD displ , the screen is	ay pipeline is ay pipeline is blanked).	enabled. disabled and a	ll LCD data oເ	itputs are
bits 1-0	Res The	erved se bits should	not be written.				

REG[36h] Special Effects Register Default = 00h Read/Write										
Window Data Type	Double Buffer Enable		n.	la		Rese	erved			
7	6	5	4	3	2	1	0			

bit 7

Window Data Type

When this bit = 0, the data being written from the Host is intended for single buffer only. When this bit = 1, the data being written from the Host is intended for double buffer operation.

Note

This bit must be set before the window being written. The window coordinates will be latched internally to be used by the display pipe during display cycles.

Note

This bit setting is necessary for the Double-Buffer architecture when enabled (bit 6=1)

Note

While double buffering is enabled, the window coordinates should not be modified.

REG[36h] Bit 7	REG[36h] Bit 6	Use Case
0	0	Single buffered window with no double buffering anywhere on the display.
0	1	Use this to write a single buffered window while preventing tearing in a previously defined double buffered window.
1	0	Reserved
1	1	Use this to write data to be double buffered.

Table 9-6: Window Data Type/Buffer Selection

Double Buffer Enable

This bit enables the Double Buffer architecture.

When this bit = 0, the double buffer is disabled.

When this bit =1, the double buffer is enabled. This feature is only available if the memory size resulting from the display size and color depth will fit within the 1/2 the allowable size for the display buffer.

When enabled, this feature is intended for streaming input sources to prevent visual tearing when updating the display.

Note

This bit must be set before the window being written. The window coordinates will be latched internally to be used by the display pipe during display cycles.

Note

While double buffering is enabled, the window coordinates should not be modified.

Note

Only one window can be double-buffered. All other windows are single buffered.

Table 9-7:	Window	Data	Туре	Selection
------------	--------	------	------	-----------

REG[36h] Bit 7	REG[36h] Bit 6	Use Case
0	0	Single buffered window with no double buffering anywhere on the display.
0	1	Use this to write a single buffered window while preventing tearing in a previously defined double buffered window.
1	0	Reserved
1	1	Use this to write data to be double buffered.

bits 1-0

bit 6

Reserved

These bits should not be written.

9.3.5 Window Settings

Window X Start Position bits 7-0											
7		6		5		4	3	2	1	0	
EG[3Ah] efault = (] Wind o 00h	ow X St	art Po	sition F	Regist	er 1				Read/Write	
EG[3Ah] efault = (] Wind 00h	ow X St	art Po	osition F	Regist	er 1				Read/Write	
EG[3Ah] efault = (] Wind 00h	ow X St	art Po	osition F	Regist	er 1			Window X Star	Read/Write	

These bits determine the X start position of the window in relation to the top left corner of the displayed image.

Note

When pixel doubling or pixel halving is enabled, these registers should be programmed with the pre-resized coordinates.

REG[3Ch] W Default = 00h	\EG[3Ch] Window Y Start Position Register 0 Default = 00h Read/Write											
-	Window Y Start Position bits 7-0											
7	7 6 5 4 3 2 1 0											
REG[3Eh] W Default = 00h	indow Y Star	rt Position Reg	ister 1				Read/Write					
	n/a Window Y											
7	6	5	4	3	2	1	0					

REG[3Eh] bits 1-0

REG[3Ch] bits 7-0

Window Y Start Position bits [9:0]

These bits determine the Y start position of the window in relation to the top left corner of the displayed image.

Note

When pixel doubling or pixel halving is enabled, these registers should be programmed with the pre-resized coordinates.

Default =	00h								Read/Write			
					Window X End P	osition bits 7-0						
7		6		5	4	3	2	1	0			
REG[42h] Default =] Windo 00h	w X En	d Po	osition Regis	ster 1				Read/Write			
n/a Window X End												
7		6		5	4	3	2	1	0			
		tł	ne di	splayed imag	ge.				-r			
		tł N	ote Wh Wh	splayed imag en pixel dout 1 the pre-resi	e. bling or pixel ha	alving is enab s.	led, these reg	isters should	be programme			
REG[44h] Default =] Windo 00h	tł N w Y En	ne dia ote What with	splayed imag en pixel dout n the pre-resi osition Regis	ge. bling or pixel ha zed coordinates ster 0	alving is enab	led, these reg	isters should	be programmed Read/Write			
REG[44h] Default =] Windo 00h	tł N w Y En	ne dia ote Wh with d Pc	splayed imag en pixel dout n the pre-resi osition Regis	ge. bling or pixel ha zed coordinates ster 0 Window Y End P	alving is enab	led, these reg	isters should	be programmed Read/Write			
EG[44h] efault =] Windo 00h	th N w Y En	ote Wh with d Pc	splayed imag en pixel dout n the pre-resi osition Regis	ge. bling or pixel ha zed coordinates ster 0 Window Y End P 4	alving is enab s. osition bits 7-0 3	led, these reg	isters should	be programme Read/Write			
REG[44h] Default = 7 REG[46h] Default =] Windo 00h] Windo 00h	th N 6 w Y En	ne dia ote Wh with d Pc	splayed imag en pixel dout n the pre-resi osition Regis	te. bling or pixel have zed coordinates ster 0 Window Y End P 4	alving is enab s. osition bits 7-0 3	led, these reg	isters should	be programme Read/Write			
REG[44h] Default = 7 REG[46h] Default =] Windo 00h] Windo 00h	th N w Y En <u>6</u> w Y En	ne dia ote Wh with d Pc	splayed imag en pixel dout n the pre-resi osition Regis	ster 0 Window Y End P 4	alving is enab s. osition bits 7-0 3	led, these reg	isters should	be programme Read/Write 0 Read/Write nd Position bits 9-8			

REG[46h] bits 1-0 REG[44h] bits 7-0

Window Y End Position bits [9:0]

These bits determine the Y end position of the window in relation to the top left corner of the displayed image.

Note

When pixel doubling or pixel halving is enabled, these registers should be programmed with the pre-resized coordinates.

9.3.6 Memory Access

r											
REG Defa	[48h] I ult = X	Nemor Xh	y Dat	a Port	Register ()					Read/Write
						Memo	ory Data Port	bits [7:0]			
	7		6		5	4		3	2	1	0
REG Defa	[49h] I ult = X	Nemor Xh	y Dat	a Port	Register 1						Read/Write
						Memo	ory Data Port	bits [15:8]			
	7		6		5	4		3	2	1	0
REG[49h] b	its 7-0	I	These s Memor These l Note If CN The o	specify the by Data Por bits specify IF1=0 (8-b lata read b	lsb for th rt bits [15 7 the msb pit interface ack from	ce), REG memory	ord ta word. [49h] is n will be by 112 78 56	ot used. yte swapped (i.e	e. if 12 34 5	56 78 is written to
			I	Note Burst matic ment	t data write cally disabl	es are sup led once i al memor	ported th reaching to y address	rough this his addre only.	s register. Regis ss. All writes to	ster auto-in this regist	crement is auto- er will auto-incre-

Note

Panel dimension registers must be set before writing any window data.

Note

Upon writing the last pixel in the defined window, this register will automatically point back to the first pixel in the window. Therefore there is no need to re-initialize the pointers.

REG[4Ah] M Default = 00h	REG[4Ah] Memory Read Address Register 0 Default = 00h										
Memory Address bits 7-0											
7	6	5	4	3	2	1	0				
REG[4Ch] M Default = 00h	lemory Read / า	Address Reg	ister 1				Read/Write				
			Memory Ade	dress bits 15-8							
7	6	5	4	3	2	1	0				
REG[4Eh] M Default = 00h	l emory Read / า	Address Regi	ster 2				Read/Write				
	r	n/a		Memory Address bit 19-16							
7	6	5	4	3	2	1	0				

REG[4Eh] bits 3-0 REG[4Ch] bits 7-0 REG[4Ah] bits 7-0

Memory Read Address bits [19:0]

This register is only used for individual memory location reads. Individual memory location writes are not supported. After a completed memory access, this register is incremented automatically. To perform memory reads:

- perform a register address write to point to this register
- followed by 3 data writes to set-up the memory address
- read the Memory Data Port (REG[48h 49h])

Note

All write data uses the Memory Data Port and the Window coordinates.

Note

For Intel 80, 16-bit interface, the least significant bit is not used (data is fetched on word boundaries).

For Intel 80, 8-bit interface, the least significant bit is used (data is fetched on byte boundaries)

9.3.7 Gamma Correction Registers

Note

Gamma correction is implemented as a look-up table. RGB input data is used to look-up the values from the programmed tables. The Gamma LUT's are placed on the display read path and the 18-bit (6 msb's from each channel) output goes to the LCD interface.

Note

The Gamma Correction Tables should not be accessed during display period as this will result in visual anomalies. All updates to the LUT's should be performed during non-display period or when the LUT's are disabled and not in use.

REG[50h] Ga Default = 00h	REG[50h] Gamma Correction Enable Register Read/Write Default = 00h Read/Write											
				n/a						Look-Up Table Act	cess Mode bits 1-0	Gamma Correction Enable
7		6		5		4		;	3	2	1	0

bits 2-1

Look-Up Table Access Mode bits [1:0]

Table 9-8: Look-Up Table Access Mode

REG[50h] bits 2-1	Description
00	Writing will be done to all Red, Green, & Blue tables. Reading will be done from Red table.
01	Reading and writing will be done to Red table.
10	Reading and writing will be done to Green table.
11	Reading and writing will be done to Blue table.

bit 0

Gamma Correction Enable

When this bit = 0, gamma correction is disabled and the input data will bypass the gamma correction look-up table. In this case, data stored as 16 bpp will automatically be converted to 18 bpp by copying the Red and Blue msb to create new lsb's. This will be performed on the display read therefore not requiring any additional memory.

When this bit = 1, gamma correction is enabled and the input data will go through the gamma correction look-up table.

Note

The Gamma Correction Tables should not be accessed during display period as this will result in visual anomalies. All updates to the LUT's should be performed during non-display period or when the LUT's are disabled and not in use.

REG[52h] Default = 00	G amma Correc t Dh	tion Table Ind	ex Register				Read/Write
n/a Gamma Correction Table Index bits 5-0							
7	6	5	4	3	2	1	0
bits 5.0	Gar	nma Correctio	n Tabla Inday	bits [5:0]			

bits 5-0

Gamma Correction Table Index bits [5:0]

These bits will specify the index of the gamma correction look-up table which subsequent read/write will start at.

REG[54h] G Default = XX	amma Correc h	tion Table Da	ta Register				Read/Write			
			Gamma Correction	Table Data bits 5-0						
7	7 6 5 4 3 2 1 0									
			-							

bits 7-0

Gamma Correction Table Data bits [7:0]

When writing to Gamma Correction Table Data register, the index to the internal table will be automatically incremented. For continuous update to the table, the Gamma Correction Table Index register needs only to be written once. The index will incremented by 1 for every write to Gamma Correction Table Data register.

Note

Although bits 7 and 6 are programmed to the LUT, they are ignored in the final output from the LUT.

Note

All 64 positions of each LUT must be written when using auto-increment writes. In the 5:6:5 case, the first 32 positions of the Red and Blue LUT's will be used.

9.3.8 Miscellaneous Registers

REG[56h] Po	ower Save Re	gister									
Default = 00h	l						Read/Write				
PWRSVE Input Pin Function			n/a			Sleep Mode Enable/Disable	Standby Mode Enable/Disable				
7	6	5	4	3	2	1	0				
bit 7	PW Wh Slea Wh Star	PWRSVE Input Pin Function When this bit = 0, the PWRSVE pin is OR'd with bit 1 (setting either to 1 will enable Sleep Mode) When this bit = 1, the PWRSVE pin is OR'd with bit 0 (setting either to 1 will enable Standby Mode)									
bit 1	Slee Wh Wh Slee	Sleep Mode Enable/Disable When this bit = 0, Sleep Mode is disabled (normal operation) When this bit = 1, Sleep Mode is enabled. Sleep Mode disables all internal blocks including the PLL. When Sleep Mode is disabled									
	sho PLI	uld be attempt	ted. The PLL I ble.	Lock bit, REG	[04] bit 7, can	be read to veri	fy when the				
bit 0	Star Wh Wh	Standby Mode Enable/Disable When this bit = 0, Standby Mode is disabled (normal operation) When this bit = 1, Standby Mode is enabled									
	Star be a	ndby Mode dis accessed imme	sables all inter ediately when	nal blocks exc Standby is disa	ept the PLL. Uabled.	Jsing this mode	e, the chip can				
	Not S	e tandby Mode	can also be en	abled/disabled	using the PW	RSVE input pi	n.				

REG[58h] No Default = 00h	on-Display Pe	riod Control /	Status Regist	ter			Read/Write
Vertical Non- Display Period Status (RO)	Horizontal Non- Display Period Status (RO)	VS OR'd with HS Status (RO)	Reserved	n/a	TE Output Pin Enable	TE Output Pin Fun	ction Select bits 1-0
7	6	5	4	3	2	1	0

Seiko Epson Corporation

bit 7

Vertical Non-Display Period Status

This is a read-only status bit.

When this bit = 0, the LCD panel output is in a Vertical Non-Display Period. When this bit = 1, the LCD panel output is in a Vertical Display Period.

Note

VNDP is defined as time between the last pixel on the last line of one frame to the first pixel on the first line of the next frame.

bit 6	Horizontal Non-Display Period Status This is a read only status bit When this bit = 0, the LCD panel output is in a Horizontal Non-Display Period When this bit = 1, the LCD panel output is in a Horizontal Display Period
	Note HNDP is defined as the time between the last pixel in line n to the first pixel in line n+1.
bit 5	VDP OR'd with HDP Status This bit is a read only status bit. When this bit = 0, the LCD panel output is in either the Horizontal or Vertical Non-Dis- play period. When this bit = 1, the LCD panel output is in a Display period.
bit 4	Reserved This bit should not be written.
bit 2	TE Output Pin Enable When this bit = 0, the TE output pin is disabled When this bit = 1, the TE output pin is enabled.
bits 1-0	TE Output Pin Function Select bits [1:0]
	Table 9-9: TE Output Pin Function Select
	REG[58h] bits 1-0 TE Output Pin Function

REG[58h] bits 1-0	TE Output Pin Function
00	Reserved
01	Horizontal Non-Display Period
10	Vertical Non-Display Period
11	HS OR'd with VS

9.3.9 General Purpose IO Pins Registers

REG[5Ah] Ge Default =00h	REG[5Ah] General Purpose IO Pins Configuration Register 0 Default =00h Read/Write								
GPI07	GPIO6	GPIO5	GPIO4 Configuration	GPIO3 Configuration	GPIO2	GPI01	GPIO0 Configuration		
7	6	5	4	3	2	Configuration 1	0		

bits 7-0

GPIO[7:0] Configuration

When this bit = 0 (normal operation), the associated GPIO is configured as an input pin. When this bit = 1, the associated GPIO is configured as an output pin.

Note

When configured as an input or an output, the associated GPIO can also be configured to produce an interrupt (GPIO_INT) based on selectable Interrupt Trigger conditions (see REG[5E], [60])

REG[5Ch] Ge Default = 00h	eneral Purpos	e IO Pins Sta	tus/Control R	egister 0			Read/Write
GPIO7 Status	GPIO6 Status	GPIO5 Status	GPIO4 Status	GPIO3 Status	GPIO2 Status	GPIO1 Status	GPIO0 Status
7	6	5	4	3	2	1	0
				1			

bits 7-0

GPIO[7:0] Status

When the associated GPIO is configured as an output, writing a 1 to this bit drives it high and writing a 0 to this bit drives it low.

When the associated GPIO is configured as an input, a read from this bit returns the raw status.

Note

When configured as an output, the GPIO_INT pin can still be toggled by writing the appropriate value to this register if enabled by REG[5E],[60].

REG[5Eh] GPIO Positive Edge Interrupt Trigger Register									
Default = 00h									
GPIO7 Positive	GPIO6 Positive	GPIO5 Positive	GPIO4 Positive	GPIO3 Positive	GPIO2 Positive	GPIO1 Positive	GPIO0 Positive		
Edge Interrupt	Edge Interrupt	Edge Interrupt	Edge Interrupt	Edge Interrupt	Edge Interrupt	Edge Interrupt	Edge Interrupt		
Trigger	Trigger	Trigger	Trigger	Trigger	Trigger	Trigger	Trigger		
7	6	5	4	3	2	1	0		

bits 7-0

GPIO[7:0] Positive Edge Interrupt Trigger

Setting these bits = 1, will enable the associated interrupt.

This bit determines whether the associated GPIO interrupt is triggered on the positive edge (when the GPIOx pin changes from 0 to 1).

When this bit = 0, the associated GPIO interrupt (GPIO_INT) is disabled.

When this bit = 1, the associated GPIO interrupt (GPIO_INT) is triggered on the positive edge.

Once triggered, the GPIO_INT pin will toggle from 0 to 1. The GPIO_INT pins is cleared (non-active state (0)) by clearing the associated GPIO Interrupt Status bit (REG[62])

REG[60h] GPIO Negative Edge Interrupt Trigger Register Default = 00h Read/Write									
GPIO7 Negative Edge Interrupt Trigger	GPIO6 Negative Edge Interrupt Trigger	GPIO5 Negative Edge Interrupt Trigger	GPIO4 Negative Edge Interrupt Trigger	GPIO3 Negative Edge Interrupt Trigger	GPIO2 Negative Edge Interrupt Trigger	GPIO1 Negative Edge Interrupt Trigger	GPIO0 Negative Edge Interrupt Trigger		
7	6	5	4	3	2	1	0		

bits 7-0

GPIO[7:0] Negative Edge Interrupt Trigger

Setting these bits = 1, will enable the associated interrupt.

This bit determines whether the associated GPIO interrupt is triggered on the negative edge (when the GPIOx pin changes from 1 to 0).

When this bit = 0, the associated GPIOx interrupt (GPIO INT) is disabled.

When this bit = 1, the associated GPIOx interrupt (GPIO_INT) is triggered on the negative edge.

Once triggered, the GPIO_INT pin will toggle from 0 to 1. The GPIO_INT pins is cleared (non-active state (0)) by clearing the associated GPIO Interrupt Status bit (REG[62])

REG[62h] GPIO Interrupt Status Register									
Default = 00h									
GPIO7 Interrupt Status	GPIO6 Interrupt Status	GPIO5 Interrupt Status	GPIO4 Interrupt Status	GPIO3 Interrupt Status	GPIO2 Interrupt Status	GPIO1 Interrupt Status	GPIO0 Interrupt Status		
7	6	5	4	3	2	1	0		

bits 7-0

GPIO[7:0] Interrupt Status

If configured to generate an Interrupt (GPIO_INT), this status bit will show which GPIO generated the interrupt. To clear this status bit, you must perform two writes to it: first write = 1, the second write = 0.

Note

The GPIO_INT pin will also toggle back to 0 upon clearing the status. However, if the original interrupt condition still exists on the GPIO input pin, the GPIO_INT will immediately set again.

REG[64h] GPIO Pull Down Control Register 0 Read/Write								
GPIO7 Pull-down Control	GPIO6 Pull-down Control	GPIO5 Pull-down Control	GPIO4 Pull-down Control	GPIO3 Pull-down Control	GPIO2 Pull-down Control	GPIO1 Pull-down Control	GPIO0 Pull-down Control	
7	6	5	4	3	2	1	0	

bits 7-0

GPIO[7:0] Pull-down Control

All GPIO pins have internal pull-down resistors. These bits individually control the state of the pull-down resistors.

When the bit = 0, the pull-down resistor for the associated GPIO pin is inactive.

When the bit = 1, the pull-down resistor for the associated GPIO pin is active.

10 Frame Rate Calculation

The following formula is used to calculate the display frame rate.

FrameRate =
$$\frac{f_{PCLK}}{(HT) \times (VT)}$$

Where:

f _{PCLK}	= PClk frequency (Hz)
HT	= Horizontal Total = Horizontal Display Width + Horizontal Non-Display Period
VT	= Vertical Total = Vertical Display Height + Vertical Non-Display Period

Note

For definitions of panel timing parameters, see Section 7.4, "Display Interface" on page 34.

11 Intel 80, 8-bit Interface Color Formats



11.1 16 bpp Mode (R 5-bit, G 6-bit, B 5-bit), 65,536 colors

Figure 11-1: 16 bpp Mode (R 5-bit, G 6-bit, B 5-bit), 65,536 colors

11.2 18 bpp (R 6-bit, G 6-bit, B 6-bit), 262,144 colors



Figure 11-2: 18 bpp (R 6-bit, G 6-bit, B 6-bit), 262,144 colors



11.3 24 bpp (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors

Figure 11-3: 24 bpp (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors

12 Intel 80, 16-bit Interface Color Formats



12.1 16 bpp (R 5-bit, G 6-bit, B 5-bit), 65,536 colors

Figure 12-1: 16 bpp (R 5-bit, G 6-bit, B 5-bit), 65,536 colors




Figure 12-2: 18 bpp Mode 1(R 6-bit, G 6-bit, B 6-bit), 262,144 colors

12.3 18 bpp Mode 2 (R 6-bit, G 6-bit, B 6-bit), 262,144 colors



Figure 12-3: 18 bpp Mode 2 (R 6-bit, G 6-bit, B 6-bit), 262,144 colors





Figure 12-4: 24 bpp Mode 1(R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors

12.5 24 bpp Mode 2 (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors



Figure 12-5: 24 bpp Mode 2 (R 8-bit, G 8-bit, B 8-bit), 16,777,216 colors

13 Gamma Correction Look-Up Table Architecture

The following figures are intended to show the display data output path only.

The following diagram shows the architecture for 18 bpp using LUT.



Figure 13-1: Look-Up Table Architecture

13.1 Gamma Correction Example Programming

- Disable the LUT's or ensure you are in a non-display period when accessing to avoid visual anomalies.
- Write register "address" for Gamma Correction Enable Register.
- Write data to set LUT Access Mode.
- Write data to set LUT Index to "x" (auto-increment is already enabled therefore the LUT Index Register address does not have to be written).
- Write data to Gamma Correction Data Register (data value for Index "x").
- Write data to Gamma Correction Data Register (data value for Index "x+1").
- Continue until complete (64 positions). Even in the case of 5:6:5, all 64 positions of each RGB LUT must be programmed when using the auto-increment method.
- Enable Gamma Correction.

14 Display Data Format

	Cycle Count					
	1	2	3		n	
VD17	R ₀ ⁵	R1 ⁵	R ₂ ⁵		R _n ⁵	
VD16	R_0^4	R_1^4	R ₂ ⁴		R _n ⁴	
VD15	R ₀ ³	R ₁ ³	R ₂ ³		R _n ³	
VD14	R_0^2	R_1^2	R ₂ ²		R _n ²	
VD13	R ₀ ¹	R ₁ ¹	R ₂ ¹		R _n ¹	
VD12	R ₀ ⁰	R ₁ ⁰	R ₂ ⁰		R _n ⁰	
VD11	G0 ⁵	G1 ⁵	G2 ⁵		G _n ⁵	
VD10	G ₀ ⁴	G ₁ ⁴	G ₂ ⁴		G _n ⁴	
VD9	G ₀ ³	G_1^3	G ₂ ³		G _n ³	
VD8	G_0^2	G_1^2	G ₂ ²		G _n ²	
VD7	G ₀ ¹	G ₁ ¹	G ₂ ¹		G _n ¹	
VD6	G_0^0	G ₁ ⁰	G2 ⁰		G _n ⁰	
VD5	B0 ⁵	B1 ⁵	B2 ⁵		B _n ⁵	
VD4	B ₀ ⁴	B1 ⁴	B ₂ ⁴		B _n ⁴	
VD3	B ₀ ³	B ₁ ³	B ₂ ³		B _n ³	
VD2	B ₀ ²	B ₁ ²	B ₂ ²		B _n ²	
VD1	B ₀ ¹	B ₁ ¹	B ₂ ¹		B _n ¹	
VD0	B ₀ ⁰	B ₁ ⁰	B ₂ ⁰		B _n ⁰	

Table 14-1: 18-Bit Data Format (Non-Swapped)

	Cvcle Count					
	4	2	2		n	
	1	2	3		П	
VD17	B ₀ ⁰	B ₁ ⁰	B ₂ ⁰		B _n ⁰	
VD16	B ₀ ¹	B ₁ ¹	B ₂ ¹		B _n ¹	
VD15	B ₀ ²	B1 ²	B_2^2		B _n ²	
VD14	B ₀ ³	B1 ³	B ₂ ³		B _n ³	
VD13	B ₀ ⁴	B1 ⁴	B ₂ ⁴		B _n ⁴	
VD12	B0 ⁵	B1 ⁵	B ₂ ⁵		B _n ⁵	
VD11	G ₀ ⁰	G1 ⁰	G_2^0		G _n ⁰	
VD10	G ₀ ¹	G ₁ ¹	G ₂ ¹		G _n ¹	
VD9	G_0^2	G_1^2	G_2^2		G _n ²	
VD8	G_0^3	G ₁ ³	G_2^3		G _n ³	
VD7	G_0^4	G ₁ ⁴	G_2^4		G _n ⁴	
VD6	G_0^{5}	G1 ⁵	G2 ⁵		G _n ⁵	
VD5	R_0^0	R ₁ ⁰	R2 ⁰		R _n ⁰	
VD4	R ₀ ¹	R ₁ ¹	R ₂ ¹		R_n^1	
VD3	R_0^2	R_1^2	R_2^2		R_n^2	
VD2	R ₀ ³	R ₁ ³	R ₂ ³		R _n ³	
VD1	R_0^4	R ₁ ⁴	R ₂ ⁴		R _n ⁴	
VD0	R0 ⁵	R1 ⁵	R2 ⁵		R _n ⁵	

Table 14-2: 18-Bit Data Format (Swapped)

15 Host Interface

15.1 Using the Intel 80 Interface

Accessing the S1D13L03 through the Intel 80 interface is a multiple step process. All Registers and Memory are accessed through register space.

Note

All Register accesses, except the Memory Data Port, are 8-bit only. If the Host interface is 16-bits wide, the lsb's (MD[7:0]) are used for all registers except the Memory Data Port. The Memory Data Port (REG[48h, 49h]) is handled as 8-bit if CNF1 = 0 (REG[49h] not used) or 16-bit if CNF1 =1.

First, perform a single "Address Write" to setup the register address. Next a "Data Read/Write" is performed that specifies the data to be stored or read from the registers or memory specified in the "Address Write" cycle. Subsequent data Read/Writes without a Address Write to change the register address, will automatically "auto" increment the register address or the internal memory address if accessing the Memory Data Port.

To write display data to a Window Aperture, simply set-up the Window coordinates followed by the burst data writes to the Memory Data Port to fill the window. In this sequence, the internal memory addressing is automatic (see examples). The Memory Data Port is located directly following the Window coordinates to minimize the number of Address Writes.

To Read display data, perform an Address Write to the Memory Address Port (3 bytes) and then read data from the Memory Data Port. Sequential reads will auto-increment the internal memory address

15.1.1 Register write procedure

- 1. Perform address write to setup register address bits 7-0.
- 2. Perform data write to update the register.
- 3. Additional data writes are supported. In this case, the register addresses will be autoincremented.



Figure 15-1: Register Write Example Sequence

15.1.2 Register read procedure

- 1. Perform address write to setup register address bits 7-0.
- 2. Perform data read to get the register value.
- 3. Additional data reads are supported. In this case, the register addresses will be auto-incremented.



Figure 15-2: Register Read Example Sequence

15.1.3 New Window Aperture Write procedure

The S1D13L03 has a special procedure to minimize set-up accesses when bursting window data.

- 1. The panel dimension registers must be set before writing any Window data.
- 2. Perform an Address Write to point to the first Window Register (Window X Start Position).
- 3. Perform eight "data" writes to the next eight, 8-bit registers (this will set-up all the Window coordinates.

Note

In this case the register addresses will be auto-incremented until you reach the Memory Data Port Register

4. Perform burst data writes to fill the window (the register address will already be pointing at the Memory Data Port)

The Memory Data Port Register is located in the 9th register address after the Window X Start Position. Every write to the Memory Data Port will auto-increment the internal memory address only.



Figure 15-3: Sequential Memory Write Example Sequence

15.1.4 Opening Multiple Windows

1. Repeat steps above (New Window Aperture write procedure) with new window coordinates for each new window.

Update Window using existing Window Coordinates:

- 1. Perform an Address Write to point to the Memory Data Port
- 2. Perform burst data writes to fill the window.

Note

In this case the previous coordinates of the Window Aperture will be used. Every write to the Memory Data Port will auto-increment the internal memory address only.

15.1.5 Individual Memory Location Reads

Note

This function is for test purposes only and serves no practical use in a system.

- 1. Set the Memory Data Format to 16bpp.
- 2. Write the physical address of the memory location to read from, to the Memory Read Address Registers (for a 16bit bus, the LSB of this address is ignored).
- 3. Perform a read from the Memory Data Port Register.
- 4. Continuous reads from the Memory Data Port Register will cause the address in the Memory Read Address Registers to increment, thereby supporting burst reads.

Note

To access the 2 msb's for each 18-bit value, you must know the physical address as they are stored at different locations as compared to the lower 16-bits.

16 Double Buffer Description

16.1 Double Buffer Controller

Double buffering is provided to prevent tearing of streaming video data. All static (nonvideo) image data will always be written to the upper half (Buffer 1) of the frame buffer. When video is being input, the first frame will be written to the lower half (Buffer 2) of the double buffer. The second frame will be written to Buffer 1. While video data is being input, the static part of the image going to the LCD will still always come from Buffer 1. The source of the video window will come from either Buffer 1 or Buffer 2, depending on which one was the last to be completely updated.

The switching of the buffer read/write pointers can only occur once per frame, at the beginning of the vertical non-display period. The pointers will only switch if: a video frame had completed being updated within the last output frame period, and no new video frame is currently being written. Because of this, each time the user finishes writing a frame of video data, they should wait until the next vertical non-display period before writing the next frame. This can be accomplished by using the TE pin or by polling the Vertical Display Period Status (REG[58h] bit 7). Alternatively, if the user can guarantee that the maximum input video frame rate is 1/2 the LCD frame rate and that the burst length for writing a video frame is less than one LCD frame period, then no checking for the vertical non-display period is required. If attention is not paid to allowing the pointers to switch, then frames may be dropped.



Figure 16-1: Switching of Buffer Pointers

To use the double buffer feature:

- Set the Special Effects Register REG[36h] bits 7-6 to 11.
- Setup the Window Position Registers REG[38h] REG[46h].
- Write the video data to the Memory Data Port REG[48h] REG[49h].

It is also possible to update a static window while double buffering is enabled, even in the middle of a video stream. To do this:

- Write the last pixel of the current frame of video data.
- Set the Special Effects Register REG[36h] bits 7-6 to 01.
- Setup the Window Position Registers REG[38h] REG[46h].
- Write the static data to the Memory Data Port REG[48h] REG[49h].

This allows a static image to be written at any time, while still preventing the double buffered window from tearing. Once the static window has been written, the user can go back to writing the streaming video data by following the steps described above for using the double buffer feature.



Figure 16-2: Double Buffer Example

There are some limitations to double buffering:

- Consider the case where there is a video stream being input and the user wants to place a static PIP over all or some part of the video window. The user can write the PIP, but when the video stream is continued, it will destructively overwrite the PIP, so that it will appear as though the PIP is under the video window.
- Consider the case where there is a video stream which stops after the last frame of video is sent. The final frame of video will continue to be displayed on the LCD. Assume that this last frame is stored in Buffer 2. Now, if the user disables double buffering, the buffer read pointer will immediately reset to Buffer 1. This means that the 2nd to last frame will now be displayed instead of the last frame.
- The user must either wait for a vertical non-display period between writing frames of video data, or guarantee that their maximum input frame rate is 1/2 the LCD frame rate and that the length of time it takes to burst write a frame of video data is less than one LCD frame period.
- Only one window can be double buffered at a time.

17 PLL Power Supply Considerations

The PLL circuit is an analog circuit which is very sensitive to noise on the input clock waveform or the power supply. Noise on the clock or the supplied power may cause the operation of the PLL circuit to become unstable or increase the jitter.

Due to these noise constraints, it is highly recommended that the power supply traces or the power plane for the PLL be isolated from those of other power supplies. Filtering should also be used to keep the power as clean as possible.

The following are guidelines which, if followed, will result in cleaner power to the PLL, this will result in a cleaner and more stable clock. Even a partial implementation of these guidelines will give results.

17.1 Guidelines for PLL Power Layout

The PLL circuit is an analog circuit and is very sensitive to noise on the input clock waveform or the power supply. Noise on the clock or the supplied power may cause the operation of the PLL circuit to become unstable or increase the jitter.

Due to these noise constraints, it is highly recommended that the power supply traces or the power plane for the PLL be isolated from those of other power supplies. Filtering should also be used to keep the power as clean as possible.

The following are guidelines which, if followed, will result in cleaner power to the PLL, resulting in a cleaner and more stable clock. Even a partial implementation of these guidelines will give results.



Figure 17-1: PLL Power Layout

- Place the ferrite beads (L1 and L2) parallel to each other with minimal clearance between them. Both bypass caps (C2 and C3) should be as close as possible to the inductors. The traces from C3 to the power planes should be short parallel traces on the same side of the board with just the normal small clearance between them. Any significant loop area here will induce noise. If there is a voltage regulator on the board, try to run these power traces directly to the regulator instead of dropping to the power planes (still follow above rules about parallel traces).
- The analog ground point where bypass cap (C2) connects to the ground isolation inductor (L2) becomes the analog ground central point for a ground star topology. None of the components connect directly to the analog ground pin of the MGE (PLLVSS) except for a single short trace from C2 to the PLLVSS pin. The ground side of the large bypass capacitor (C1) should also have a direct connection to the star point.
- The same star topology rules used for analog ground apply to the analog power connection where L2 connects to C2.
- All of the trace lengths should be as short as possible.
- If possible, have all the PLL traces on the same outside layer of the board. The only exception is C1, which can be put on the other side of the board if necessary. C1 does not have to be as close to the analog ground and power star points as the other components.
- If possible, include a partial plane under the PLL area only (area under PLL components and traces). The solid analog plane should be grounded to the C2 (bypass) pad. This plane won't help if it is too large. It is strictly an electrostatic shield against coupling from other layers' signals in the same board area. If such an analog plane is not possible, try to have the layer below the PLL components be a digital power plane instead of a signal layer.
- If possible, keep other board signals from running right next to PLL pin vias on any layer.
- Wherever possible use thick traces, especially with the analog ground and power star connections to either side of C2. Try to make them as wide as the component pads thin traces are more inductive.

It is likely that manufacturing rules will prohibit routing the ground and power star connections as suggested. For instance, four wide traces converging on a single pad could have reflow problems during assembly because of the thermal effect of all the copper traces around the capacitor pad. One solution might be to have only a single trace connecting to the pad and then have all the other traces connecting to this wide trace a minimum distance away from the pad. Another solution might be to have the traces connect to the pad, but with thermal relief around the pad to break up the copper connection. Ultimately the board must also be manufacturable, so best effort is acceptable.

18 Mechanical Data



Figure 18-1: S1D13L03 QFP21 176-pin Package

19 Change Record

٠

X1BA-A-001-01	March 19, 2018 Revision 1.3			
	 updated Sales and Technical Support Section 			
	updated some formatting			
X1BA-A-001-01	July 8, 2014 Revision 1.2			
	• Updated Section 6.2 with Corrected Storage Temperature Min value			
X1BA-A-001-01	June 30, 2014 Revision 1.1			
	• Updated Section 6.2 with Storage Temperature Values			
X1BA-A-001-01	Revision 1.0			

20 Sales and Technical Support

For more information on Epson Display Controllers, visit the Epson Global website.

https://global.epson.com/products_and_drivers/semicon/products/display_controllers/

For Sales and Technical Support, contact the Epson representative for your region.

https://global.epson.com/products_and_drivers/semicon/information/support.html

