

S1D13C00 Memory Display Controller Hardware Functional Specification

Document Number: XB8A-A-001-01

Issue Date: 2019/10/16

NOTICE

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. When exporting the products or technology described in this material, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You are requested not to use, to resell, to export and/or to otherwise dispose of the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes.

All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective companies.

©SEIKO EPSON CORPORATION 2019. All rights reserved.

Table of Contents

1.	Int	troduction	12
1.	.1	Scope	12
1.	.2	Operational Overview	12
2.	Fe	eatures	13
2.	.1	Panels Supported	13
2.	.2	Memory	13
2.	.3	Voltage Booster/Regulator Supplies	13
2.	.4	Host Interfaces Supported	13
2.	.5	Peripherals	13
2.	.6	Miscellaneous	13
3.	Sy	vstem Overview	14
3.	.1	Typical System Connections	14
	3.1	.1 Indirect 8-bit Host Interface and 6-Bit Color Panel	14
	3.1	.2 SPI Single-Data Host Interface and 1-Bit/3-Bit SPI Panel	14
4.	Piı	ns	15
4.	.1	Pinout Diagrams	15
4.	.2	Pin Descriptions	17 10
	4.Z	2 Panel Interface	10 19
	4.2	2.3 Voltage Booster/Regulator	20
	4.2	.4 QSPI Interface	20
	4.2	2.5 Clock Input	20
	4.Z	Miscellaneous	21 21
	4.2	 Power and Ground. 	22
4.	.3	Host Interface Configuration Pins and Connections	22
4.	4	GPIO Pins Mapping	23
4.	5	Basic External Connection Diagram	24
5.	Lo	ogic Diagram	26
6.	Me	emory Map	27
7	CI	ocks Reset and Operating States	28
7.	1	Clock Constant (CLC)	20 20
1.	7.1	.1 IOSC Oscillator	20 29
	7.1	.2 OSC1 Oscillator	30
	7.1	.3 FOUT Pin	31
	7.1	.4 Interrupts	31
-	7.1 0		ు∠ ంం
7.	.2 フク	System ResetS	33 33
	7.2	2.2 Software Reset from Host	33
	7.2	.3 POR – Power On Reset	34
7.	.3	Operating States	35

8.	D.0	C. Characteristics	36
	8.1	Absolute Maximum Ratings	36
	8.2	Recommended Operating Conditions	37
	8.3	Current Consumption	38
	8.4	Reset Characteristics	40
	8.5	Input/Output Port (GPIO) Characteristics	41
	8.6	Voltage Booster/Regulator Characteristics	42
9.	A.(C. Characteristics	44
	9.1	Clock Generator (CLG) Characteristics	44
	9.2	Host Interface Characteristics	46
	9.2.	.1 Indirect 8-bit parallel interface	46
	9.2.	2.2 SPI/QSPI interface	48
	9.3	Panel Interface Characteristics	49
	9.3. 9.3.	. 1 6-ы. Союг Рапег	
	9.3.	3.3 Grayscale Panel	54
	9.3.	.4 EPD Panel	55
	9.4	QSPI Characteristics	56
	9.5	SPI Characteristics	57
	9.6	I2C Characteristics	59
10). Re	egisters	60
	10.1	Asynchronous System Registers	63
	10.1	1.1 System Control	63
	10.	Clock Concreter (CLC) Registers	05 67
	10.2	2.1 System Protection	67
	10.2	2.2 Oscillation Control	67
	10.2	2.3 OSC1 Control	67
	10.2	2.4 CLG Interrupt Flag	68
	10.2	2.6 CLG FOUT Control	69
	10.2	2.7 OSC1 Internal Oscillator Trimming	70
	10.3	Real-Time Clock (RTC) Registers	70
	10.3	3.1 RTC Control (Low Byte)	70 71
	10.3	3.3 RTC Seconds Alarm	72
	10.3	3.4 RTC Hour/Minute Alarm	72
	10.3	3.5 RTC Stopwatch Control	73
	10.3	3.6 RTC Seconds	73
	10.3	3.7 RTC Hour/Minute	74
	10.	3.9 RTC Year/Week	75
	10.3	3.10 RTC Interrupt Flag	76
	10.3	3.11 RTC Interrupt Enable	77
	10.4	GPIO Port Registers	78
	10.4	4.1 Port P0 Data	78
	10.4	4.2 POR PU I/O Enable	/8
	10.4	4.4 Port P0 Interrupt Flag	79

	10.4.5	Port P0 Interrupt Control	.80
	10.4.6	Port P0 Chattering Filter Enable	.80
	10.4.7	Port P0 Mode Select	.80
	10.4.8	Port P0 Function Select	.81
	10.4.9	Port P1 Data	.81
	10.4.10	Port P1 I/O Enable	.82
	10.4.11	Port P1 Pull-up/down Control	.82
	10.4.12	Port P1 Interrupt Flag	.83
	10.4.13	Port P1 Interrupt Control	.83
	10.4.14	Port P1 Chattering Filter Enable	.83
	10.4.15	Port P1 Mode Select	.84
	10.4.16	Port P1 Function Select	.84
	10.4.17	Ports Clock Control	.85
	10.4.18	Ports Interrupt Flag Group	.85
10	.5 SPI	Registers	.86
	10.5.1	T16 CH1 Clock Control	.86
	10.5.2	T16 CH1 Mode	.86
	10.5.3	T16 CH1 Control	.87
	10.5.4	T16 CH1 Reload Data	.87
	10.5.5	T16 CH1 Counter Data	.88
	10.5.6	T16 CH1 Interrupt Flag	.88
	10.5.7	T16 CH1 Interrupt Enable	.88
	10.5.8	SPI Mode	.89
	10.5.9	SPI Control	.89
	10.5.10	SPI Transmit Data	.90
	10.5.11	SPI Receive Data	.90
	10.5.12	SPI Interrupt Flag	.91
	10.5.13	SPI Interrupt Enable	.91
	10.5.14	SPI Transmit Buffer Empty DMA Request Enable	.92
	10.5.15	SPI Receive Buffer Full DMA Request Enable	.92
10	10.5.15	SPI Receive Buffer Full DMA Request Enable	.92 92
10	10.5.15 .6 12C	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92
10	10.5.15 .6 I2C 10.6.1 10.6.2	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .92 .93
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .92 .93 .93
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .92 .93 .93
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .93 .94
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.5	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .94 .94
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .93 .94 .95 .95
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .94 .95 .95 .95
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.8 10.6.9	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .93 .93 .95 .95 .95 .95
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.9 10.6.10	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .93 .93 .95 .95 .95 .95 .96 97
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.11	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .93 .95 .95 .95 .96 .97 .97
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.11	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .93 .93 .95 .95 .95 .95 .97 .97
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 10.6.11 .7 QSI 10.7 1	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .94 .95 .95 .95 .95 .95 .95 .97 .97
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.11 .7 QSI 10.7.1 10.7.2	SPI Receive Buffer Full DMA Request Enable Registers	.92 .92 .93 .93 .93 .93 .95 .95 .95 .95 .95 .97 .97 .98
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.11 .7 QSI 10.7.1 10.7.2 10.7.3	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .93 .95 .95 .95 .95 .95 .95 .97 .97 .97 .98 .98
10	10.5.15 .6 I2C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.11 .7 QSI 10.7.1 10.7.2 10.7.3 10.7.3 10.7.4	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .93 .95 .95 .95 .95 .95 .95 .97 .97 .97 .98 .98 .98
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 10.7.1 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .93 .93 .95 .95 .95 .95 .95 .97 .97 .98 .98 .98 .99 .99
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 .7 QSI 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5 10.7.6	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .93 .93 .95 .95 .95 .95 .95 .95 .97 .97 .98 .98 .99 .99 .99
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 .7 QSI 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5 10.7.6 10.7.7	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .93 .93 .93 .95 .95 .95 .95 .95 .97 .98 .98 .98 .99 .99 100
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5 10.7.6 10.7.7 10.7.8	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .93 .93 .95 .95 .95 .95 .97 .97 .98 .98 .98 .99 .99 100 100
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5 10.7.6 10.7.7 10.7.8 10.7.9	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .94 .95 .95 .95 .95 .97 .97 .97 .98 .98 .99 .99 100 100
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.11 .7 QSI 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5 10.7.6 10.7.7 10.7.8 10.7.9 10.7.10 10.7.9 10.7.10 10.7.10 10.7.5 10.7.100 10.7.100 10.7.100 10.7.100 10.7.100 10.7.100 10.7.100 10.7.1000 10.7.1000 10.7.1000000000	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .94 .95 .95 .95 .95 .97 .97 .97 .98 .98 .99 .99 100 100 100
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.11 .7 QSI 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5 10.7.6 10.7.7 10.7.8 10.7.9 10.7.10 10.7.1	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .94 .95 .95 .95 .95 .95 .97 .97 .98 .98 .99 .99 100 100 100 100 100
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 10.7.1 10.7.2 10.7.3 10.7.4 10.7.5 10.7.5 10.7.8 10.7.9 10.7.10 10.7.11 10.7.11 10.7.12 10.7.10 10.7.10 10.7.11 10.7.11 10.7.11 10.7.12 10.7.10 10.7.11 10.7.11 10.7.12 10.7.10 10.7.10 10.7.11 10.7.11 10.7.12 10.7.10 10.7.1	SPI Receive Buffer Full DMA Request Enable. Registers I2C Clock Control. I2C Mode I2C Baud-Rate I2C Own Address I2C Control. I2C Transmit Data I2C Receive Data I2C Interrupt Enable. I2C Transmit Buffer Empty DMA Request Enable. I2C Receive Buffer Full DMA Request Enable. I2C Receive Data T16 CH2 Control. T16 CH2 Interrupt Flag. T16 CH2 Interrupt Enable. QSPI Mode <td>.92 .92 .93 .93 .93 .94 .95 .95 .95 .95 .95 .97 .97 .98 .98 .99 .99 100 100 100 100 100 100 100</td>	.92 .92 .93 .93 .93 .94 .95 .95 .95 .95 .95 .97 .97 .98 .98 .99 .99 100 100 100 100 100 100 100
10	10.5.15 .6 12C 10.6.1 10.6.2 10.6.3 10.6.4 10.6.5 10.6.6 10.6.7 10.6.8 10.6.9 10.6.10 10.6.10 10.7.1 10.7.2 10.7.3 10.7.3 10.7.4 10.7.5 10.7.6 10.7.7 10.7.8 10.7.9 10.7.10 10.7.11 10.7.12 10.	SPI Receive Buffer Full DMA Request Enable	.92 .92 .93 .93 .93 .95 .95 .95 .95 .95 .97 .98 .98 .99 .99 100 100 100 100 100 100 100 100 100

10.7.14 QSPI Transmit Buffer Empty DMA Request Enable	.104
10.7.15 QSFT Receive Buller Full Divia Request Enable	105
10.7.17 QSPI Memory Mapped Access Configuration 1	.105
10.7.18 QSPI Remapping Address High Bits	.106
10.7.19 QSPI Memory Mapped Access Configuration 2	.106
10.7.20 QSPI Mode Byte	.108
10.8 SND Registers	.108
10.8.1 SND Clock Control	.108
10.8.2 SND Select	.109
10.8.3 SND Control	. 110
10.8.4 SND Data	. 110
10.8.5 SND Interrupt Flag	. 111
10.8.6 SND Interrupt Enable	. 111
10.8.7 SIND Buller Emply DIVIA Request Enable	. 112
10.9 REMC Registers	. 112
10.9.1 REMC Clock Control.	. 112
10.9.2 REMC Data Bit Counter Control.	. 113
10.9.3 REMC Data Bit Counter	.114
10.9.5 REMC Data Active Fulse Length	115
10.9.6 REMC Status and Interrupt Flag	115
10.9.7 REMC Interrupt Enable	. 116
10.9.8 REMC Carrier Waveform	. 116
10.9.9 REMC Carrier Modulation Control	. 117
10.10 DMA Controller (DMAC) Registers	. 117
10.10.1 DMAC Status	. 117
10.10.2 DMAC Configuration	. 118
10.10.3 DMAC Control Data Base Pointer	. 118
10.10.4 DMAC Alternate Control Data Base Pointer	. 118
10.10.5 DMAC Software Request	. 119
10.10.6 DMAC Request Mask Set	. 119
10.10.7 DMAC Request Mask Clear	120
10.10.9 DMAC Enable Clear	120
10.10.9 DMAC Primary-Alternate Set	121
10.10.11 DMAC Primary-Alternate Clear	.122
10.10.12 DMAC Priority Set	.122
10.10.13 DMAC Priority Clear	.122
10.10.14 DMAC Error Interrupt Flag	.123
10.10.15 DMAC Transfer Completion Interrupt Flag	.123
10.10.16 DMAC Transfer Completion Interrupt Enable Set	.124
10.10.17 DIVIAC Transfer Completion Interrupt Enable Clear	124
10.10.10 DIMAC EITOI Interrupt Enable Set	124
10.10.19 Divide Error Interrupt Errorbert error	. 120
10.11 Memory Display Controller (MDC) Registers	126
10.11.2 MDC Display Width	120
10.11.3 MDC Display Height	.128
10.11.4 MDC VCOM Clock Divider	.129
10.11.5 MDC Display Clock Divider	.129
10.11.6 MDC Display Parameters 1 and 2	.130
10.11.7 MDC Display Parameters 3 and 4	.130
10.11.8 MDC Display Parameters 5 and 6	.131
10.11.9 MDC Display Parameters 7 and 8	.132

10.11.	10 MDC Display Update Start Line	132
10.11.1	11 MDC Display Update End Line	132
10.11.	12 MDC Display Frame Buffer Stride	133
10.11.	13 MDC Display Frame Buffer Base Address 0	133
10.11.	14 MDC Display Frame Buffer Base Address 1	133
10.11.	15 MDC Trigger Control	133
10.11.	16 MDC Interrupt Control	134
10.11.	17 MDC Graphics Control	135
10.11.1	18 MDC Input X Coordinate	137
10.11.1	19 MDC Input Y Coordinate	137
10.11.2	20 MDC Input Width	137
10.11.2	21 MDC Input Height	138
10.11.2	22 MDC Output X Coordinate	139
10.11.2	23 MDC Output Y Coordinate	139
10.11.2	24 MDC Output Width	140
10.11.2	25 MDC Output Height	140
10.11.2	26 MDC X Left Scale	140
10.11.2	27 MDC X Right Scale	141
10.11.2	28 MDC Y Top Scale	141
10.11.2	29 MDC Y Bottom Scale	141
10.11.3	30 MDC X/Y Shear	142
10.11.3	31 MDC Rotation	142
10.11.3	32 MDC Color	142
10.11.	33 MDC Source Window Base Address 0	143
10.11.	34 MDC Source Window Base Address 1	143
10.11.	35 MDC Destination Window Base Address 0	143
10.11.	36 MDC Destination Window Base Address 1	143
10.11.	37 MDC Source Image Stride	
10.11.	38 MDC Destination Image Stride	144
10.11.3	MDC Output Window Left Edge	144
10.11.4	40 MDC Output Window Right Edge	144
10.11.4	41 MDC Output Window Top Eage	145
10.11.4	42 MDC Output Window Bottom Edge	145
10.11.4	43 MDC Display Parameters 9 and 10	145
10.11.4	44 MDC Display Parameters 11 and 12	140
10.11.4	45 MDC Display Parameters 13 and 14	140
10.11.4	46 MDC Display Control 2	147
10.11.4	47 MDC VCK Count Compare	147
10.11.4	48 MDC VCK COURT	140
10.11.4	49 MDC Scratchpad A U	140
10.11.	50 MDC Schlichpad A L	140
10.11.	51 MDC Event Processor Base Address 0	140
10.11.	52 MDC VCOM Clock Control Register	149
10.11.	55 MDC VCOW CIOCK CONTROL Register	149
10.11.	54 MDC EVENI PIOCESSOF CONTON	149
10.11.	55 Product Code	150
10.11.	50 REVISION COUE	150
10.11.	57 MDC Vollage Boostel/Regulator Clock Control	150
10.11.	50 MDC Voltage Booster/Regulator V/MD Output Control	101 151
11 Heet		101
11. ΠΟS	IIILEI I AGE	153
11.1 111		193 4 <i>EE</i>
11.2 31		155
11.3 Ho	ost Access Timings Internal Bus Matrix (3 Masters, 4 Slaves)	159
11.0.1		

1 [.] 1.	1.3.2	Internal 3-to-1 Bus Multiplexer (3 Masters)	160
1 [,]	1.3.4	Bus Activity and Host Access	160
12. R	leal-	Гіте Clock (RTC) 1	61
12.1		erview	161
12.2	2 Ou	tput Pin	161
12.3	B RT	C Operating Clock	162
1:	2.3.1	Theoretical Regulation Function	162
12.4	Op	erations	162
12	2.4.1	Ric Control Real-Time Clock Counter Operations	162
1	2.4.3	Stopwatch Control	163
1:	2.4.4	Stopwatch Count-up Pattern	164
12.5	5 Inte	errupts	165
12.6	6 Co	ntrol Registers	166
13. 0	SPIO	Ports1	67
13.1		erview	167
13.2	2 1/0	Cell Structure and Functions	168
1:	3.2.1	Schmitt Input	168
1:	3.2.2	CMOS Output and High Impedance State	169
13.3	3 Clo	ck Settings	169
1:	3.3.1	GPIO Operating Clock	169
13.4	l Op	erations	169
1; 1;	3.4.1 3 4 2	Initialization	169 171
13.5	5 Inte	arrupts	171
13.6	6 Co	ntrol Registers	172
14 1	6-bit	Timers (T16)	173
14 1		erview	173
14 2		ck Settings	174
14	4.2.1	T16 Operating Clock	174
14.3	3 Op	erations	174
14	4.3.1		174
14 14	4.3.2	Operations in Repeat Mode	174 175
14	4.3.4	Operations in One-shot Mode	175
14	4.3.5	Counter Value Read	175
14.4	1 Inte	errupt	176
14.5	5 Co	ntrol Registers	176
15. S	PI In	terface 1	177
15.1		erview	177
15.2	2 Inp	ut/Output Pins and External Connections	178
1	5.2.1	List of Input/Output Pins	178 170
1:	5.2.2 5.2.3	Pin Functions in Master Mode and Slave Mode	179
1	5.2.4	Input Pin Pull-Up/Pull-Down Function	179

15.3 C	Clock Settings	.180
15.3.	1 SPI Operating Clock	.180
15.3.	2 SPI Clock (SPICLK) Phase and Polarity	.180
15.4 E	Data Format	.181
15.5 C	Operations	.182
15.5.	1 Initialization	.182
15.5.	2 Data Transmission in Master Mode	.182
15.5.	3 Data Reception in Master Mode	.184
15.5.	4 Terminating Data Transfer in Master Mode	.186
15.5.	5 Data Transfer in Slave Mode	.186
15.5.	6 Terminating Data Transfer in Slave Mode	.188
15.6 l	nterrupts	.189
15.7 C	OMA Transfer Requests	.190
15.8 C	Control Registers	.190
16. I2C	Interface	191
16.1 (101
10.1		. 131
16.2 I	nput/Output Pins and External Connections	.192
16.2.	1 List of Input/Output Pins	192
10.2.		. 192
16.3 (Clock Settings	.193
16.3.	1 I2C Operating Clock	.193
10.3.		. 193
16.4 (Dperations	.194
16.4.	1 Initialization	.194
16.4. 16.4	2 Data Transmission in Master Mode	195
10.4.	5 Data Reception in Master Mode	200
16.4	5 Data Transmission in Slave Mode	201
16.4.	6 Data Reception in Slave Mode	.203
16.4.	7 Slave Operations in 10-bit Address Mode	.205
16.4.	8 Automatic Bus Clearing Operation	.206
16.4.	9 Error Detection	.207
16.5 l	nterrupts	.208
16.6 E	OMA Transfer Requests	.210
16.7 C	Control Registers	.210
17. QSF	PI Interface	211
17.1 C	Dverview	. 211
17.2 I	nput/Output Pins and External Connections	.212
17.2.	1 List of Input/Output Pins	.212
17.2.	2 External Connections	.213
17.2.	3 Pin Functions in Master Mode and Slave Mode	.217
17.2.	4 Input Pin Pull-Up/Pull-Down Function	.218
17.3 C	Clock Settings	.218
17.3.	1 QSPI Operating Clock	.218
17.3.	2 QSPI Clock (QSPICLK) Phase and Polarity	.219
17.4 C	Data Format	.219
17.5 0	Operations	.221
17.5.	1 Register Access Mode	.221
17.5.	2 Memory Mapped Access Mode	.221

17.	5.3 Initialization	223
17.	5.5 Data Reception in Register Access Master Mode	225
17.	5.6 Data Reception in Memory Mapped Access Mode	229
17.	5.7 Terminating Memory Mapped Access Operations	237
17.	5.8 Terminating Data Transfer in Master Mode	237
17.	5.9 Data Transfer in Slave Mode	238
17.	5.10 Terminaling Data Transfer in Slave Mode	239
17.6		240
1/./	DMA Transfer Requests	242
17.0 18 Sc	Control Registers	242 2/12
10. 00		273 2/2
10.1	lanut/Output Ding and External Connections	243
1 8.2	2.1 List of Input/Output Pins	244
18	2.2 Output Pin Drive Mode	244 244
18.	2.3 External Connections	244
18.3	Clock Settings	245
18.	3.1 SND Operating Clock	245
18.4	Operations	245
18.	4.1 Initialization	245
18.	4.2 Buzzer Output in Normal Buzzer Mode	245
18.	4.3 Buzzer Output in One-shot Buzzer Mode	249
18.	4.4 Output in Melody Mode	249
18.5	Interrupts	253
18.6	DMA Transfer Requests	253
18.6 18.7	DMA Transfer Requests Control Registers	253 254
18.6 18.7 19. IR	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC)	253 254 . 255
18.6 18.7 19. IR 19.1	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview	253 254 . 255 255
18.6 18.7 19. IR 19.1 19.2	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections	253 254 . 255 255 256
18.6 18.7 19. IR 19.1 19.2 19.	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections	253 254 255 255 256 256
18.6 18.7 19. IR 19.1 19.2 19. 19.	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections	253 254 . 255 255 256 256 256
18.6 18.7 19. IR 19.1 19.2 19. 19.3	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections	253 254 255 255 256 256 256 256
18.6 18.7 19. IR 19.1 19.2 19. 19. 19. 19.3	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock	253 254 255 255 256 256 256 256 256
18.6 18.7 19. IR 19.1 19.2 19. 19.3 19.4	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock	253 254 255 255 256 256 256 256 256 256
18.6 18.7 19. IR 19.1 19.2 19. 19. 19.3 19. 19.4	DMA Transfer Requests	253 254 255 255 256 256 256 256 256 256 256
18.6 18.7 19. IR 19.1 19.2 19. 19. 19. 19. 19. 19. 19. 19.	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures	253 254 255 255 256 256 256 256 256 256 257 257
18.6 18.7 19. IR 19.1 19.2 19. 19. 19. 19. 19. 19. 19. 19. 19. 19.	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers	253 254 255 255 256 256 256 256 256 256 256 257 257 257 260
18.6 18.7 19. IR 19.1 19.2 19. 19. 19. 19. 19. 19. 19. 19. 19.	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts	253 254 255 255 256 256 256 256 256 256 257 257 260 260
18.6 18.7 19. IR 19.1 19.2 19. 19. 19. 19. 19. 19. 19. 19. 19.5 19.6	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts Application Example: Driving EL Lamp	253 254 255 255 256 256 256 256 256 256 257 257 260 260 261
18.6 18.7 19. IR 19.1 19.2 19. 19. 19.3 19.4 19. 19. 19. 19.5 19.6 19.7	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts Application Example: Driving EL Lamp Control Registers	253 254 255 255 256 256 256 256 256 256 257 260 260 261 261 262
18.6 18.7 19. IR 19.1 19.2 19. 19. 19.3 19.4 19. 19. 19.5 19.6 19.7 20. DI	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts Application Example: Driving EL Lamp Control Registers	253 254 255 255 256 256 256 256 256 256 257 257 260 260 261 262 263
18.6 18.7 19. IR 19.1 19.2 19. 19. 19.3 19. 19.4 19. 19.5 19.6 19.7 20. DI 20.1	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts Application Example: Driving EL Lamp Control Registers MA Controller (DMAC) Overview	253 254 255 255 256 256 256 256 256 257 257 260 260 261 262 263 263 263
18.6 18.7 19. IR 19.1 19.2 19. 19.3 19.3 19.4 19. 19.5 19.6 19.7 20. DI 20.1 20.2	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts Application Example: Driving EL Lamp Control Registers MA Controller (DMAC) Overview	253 254 255 255 256 256 256 256 256 256 257 260 261 261 263 263 263 264
18.6 18.7 19. IR 19.1 19.2 19. 19.3 19.3 19.4 19. 19.5 19.5 19.6 19.7 20. DI 20.1 20.1 20.2	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts Application Example: Driving EL Lamp Control Registers MA Controller (DMAC) Overview Operations 2.1 Initialization	253 254 255 255 256 256 256 256 256 256 256 257 260 260 261 261 263 263 263 264 264
18.6 18.7 19. IR 19.1 19.2 19. 19.3 19.3 19.4 19. 19.5 19.6 19.7 20. DI 20.1 20.1 20.3	DMA Transfer Requests Control Registers Remote Control Transmitter (REMC) Overview Input/Output Pins and External Connections 2.1 List of Input/Output Pins 2.2 External Connections Clock Settings 3.1 REMC Operating Clock Operations 4.1 Initialization 4.2 Data Transmission Procedures 4.3 REMO Output Waveform 4.4 Continuous Data Transmission and Compare Buffers Interrupts Application Example: Driving EL Lamp Control Registers MA Controller (DMAC) Overview Operations 2.1 Initialization	253 254 255 255 256 256 256 256 256 256 257 257 260 261 261 263 263 263 264 264 264

20.4 Data Structure	
20.4.1 Transfer Source End Pointer	
20.4.2 Transfer Destination End Pointer	
20.4.3 Control Data	
20.5 DMA Transfer Mode	
20.5.1 Basic Transfer	
20.5.2 Auto-Request Transfer	
20.5.3 Ping-Pong Transfer	
20.5.4 Memory Scatter-Gather Transfer	
20.5.5 Peripheral Scatter-Gather Transfer	271
20.6 DMA Transfer Cycle	
20.7 Interrupts	
20.8 Control Registers	
21. Memory Display Controller (MDC)	
21.1 Overview	
21.2 Input/Output Bins and Extornal Connections	
21.2 Input/Output Fins and External Connections	
21.2.1 Display Faller External Connections	۲/۵ کا ۲۷.
21.2.1.1 0-DIT COLOF FAILED CONNECTIONS	
21.2.1.2 SF1 Fallel Connections	
21.2.1.3 Grayscale Fallers Connections	
21.2.1.4 Er D Failer Connections	
21.2. Voltara Deseter	2,0
21.3 Voltage Booster	
21.3.1 Overview	201 202
21.3.2 Controlling VMD Power Supply Circuit	
21.3.4 External VC3 Input Supply	
21.4 VCOM/XFRP Output	
21.5 Image Data Formats	
21.5.1 Pixel Data Formats	
21.5.1.1 6-Bit Color	
21.5.1.2 3-Bit Color with 1-Bit Alpha Channel	
21.5.1.3 IBPP without Alpha Channel (MDCDISPCTL2.GSALPHA=0)	
21.5.1.4 IBPP with 1-bit Alpha Channel (MDCDISPCTL2.GSALPHA=1)	
21.5.1.5 2BPP without Alpha Channel (MDCDISPCTL2.GSALPHA=0)	
21.3.1.0 2DFF WILL 2-UL AIPHA CHANNEL (MDCDISPCTL2.05ALPHA=1)	
21.5.1.7 4BPP with 4 bit Alpha Channel (MDCDISPCTL2.OSALPHA=0)	
21.5.1.0 4D11 WILL 4-OR Alpha Channel (MDCDISPCTL2.OSALFIA-1)	
21.5.1.9 SBT1 without Alpha Channel (MDCDISPCTL2.OSALTHA-0)	293
21.5.2 Ritman Formats	295
21.5.2.1 1-Bit Bitmap	
21.5.2.2 2-Bit Bitmap	
21.6 Operations	
21.6.1 Initialization	
21.6.2 Display Updater	
21.6.2.1 6-bit Color Updater	
21.6.2.2 SPI Updater	
21.6.2.3 Grayscale Panel Updater	
21.6.2.4 EPD Panel Updater	
21.6.2.5 Frame buffer-to-panel rotation	
21.6.3 Drawing Engine	

21.6.4 Copy Engine 21.6.5 Event Processor	
21.7 Interrupts	
22. Interrupts	
23. Mechanical Data	
24. Revision History	

1. Introduction

1.1 Scope

This is the Hardware Functional Specification for the S1D13C00 Memory Display Controller (MDC). Included in this document are system connections, pin descriptions, timing diagrams, AC and DC characteristics, register descriptions, functional descriptions and power management descriptions. This document is intended for two audiences: Display Subsystem Designers and Software Developers.

1.2 Operational Overview

The S1D13C00 is a display controller for low-power memory displays used in wearable devices. It supports interfaces to 6-bit color memory-in-pixel (MIP) panels, 8-color or 1-bit black-and-white memory LCD panels (SPI interface), and 1/2/4/8 BPP grayscale LCD panels with 8-bit parallel or 3-/4-wire serial interface.

The S1D13C00 has 96Kbytes of RAM which can be used as a frame buffer and other functions. The display controller also includes a Drawing Engine and an Image/Bitmap Copying Engine with scaling and rotation or horizontal and vertical shear. A voltage booster circuit in the S1D13C00 provides two programmable supply voltages for powering the different panels supported. The S1D13C00 has built-in 32kHz and 20MHz internal oscillators which supply clocks needed for operations.

In addition to the display controller functions, the S1D13C00 also has other peripherals such as real-time clock/calendar (RTC), SPI, QSPI, I2C, DMA Controller, Sound Generator, and IR remote control transmitter.

The S1D13C00 has an Event Processor which has a simple instruction set for reading/writing memory and registers. For example, microcode can be written for the Event Processor to read the current time from the RTC and update the display with the current time value. The Host MCU does not need to wake up to perform this display update function.

The S1D13C00 is a flexible, low cost, low power multifunction solution that meets the display demands of wearable devices.

2. Features

2.1 Panels Supported

- 6-bit color MIP interface
- 3-bit (8-color) or 1-bit (black and white) Memory LCD with SPI interface
- 1/2/4/8BPP grayscale LCD panel with 8-bit parallel or 3-/4-wire serial interface
- 1/2/4/8BPP EPD (electrophoretic deposition) panel with 3-/4-wire serial interface
- 0, 90, 180, 270 degree rotation of frame buffer image to panel.
- Pixel formats: 6-bit color, 3-bit color, 1/2/4/8BPP grayscale with alpha channel option.

2.2 Memory

• 96Kbytes RAM

2.3 Voltage Booster/Regulator Supplies

- VMDL: 2.30V, 2.70V, 3.00V, 3.10V, 3.20V, 3.30V, 3.40V, or 3.60V selectable
- VMDH: 4.30V, 4.40V, 4.50V, 4.60V, 4.70V, 4.80V, 4.90V, or 5.00V selectable

2.4 Host Interfaces Supported

- SPI (Mode0 or Mode3)
- QSPI (Mode0 or Mode3)
- Indirect 8-bit

2.5 Peripherals

- Memory Display Controller (MDC) with drawing and image copying functions
- Event Processor with simple instruction set
- Real-time clock/calendar (RTC)
- SPI master/slave interface
- I2C master/slave interface
- QSPI master/slave interface with memory-mapped read access to external serial flash
- DMA controller
- 16-bit general-purpose timers
- General-purpose I/O pins

2.6 Miscellaneous

- 32kHz internal oscillator or 32.768kHz external crystal circuit
- 20MHz internal oscillator
- Input supply voltage: 1.8V to 5.5V (voltage booster off), 2.0V to 5.5V (voltage booster on)
- Operating Temperature: -40 to 85 °C
- Packages: TQFP13-64 (10x10mm, pin pitch: 0.5mm), WCSP-64 (3.45x3.45mm, ball pitch: 0.4mm)

3. System Overview

3.1 Typical System Connections

3.1.1 Indirect 8-bit Host Interface and 6-Bit Color Panel



*1 VCOM/XFRP pins should be connected according to panel specification Figure 3.1 Indirect 8-bit Host Interface and 6-bit Color Panel

3.1.2 SPI Single-Data Host Interface and 1-Bit/3-Bit SPI Panel



Figure 3.2 SPI Host Interface and 1-Bit/3-Bit Memory LCD Panel

4. Pins

4.1 Pinout Diagrams



Figure 4.1 S1D13C00 TQFP13-64 Pinout Diagram - Top View



Figure 4.2 S1D13C00 WCSP-64 Pinout Diagram

4.2 Pin Descriptions

Key:

Pin Types		
Ι	=	Input
0	=	Output
ΙΟ	=	Bi-Directional (Input/Output)
Р	=	Power pin
AP	=	Analog Power pin

Initial State

I (Pull-up)	=	Input with pull-up
I (Pull-down)	=	Input with pull-down
O (H)	=	High level output
O (L)	=	Low level output
Hi-Z	=	High Impedance

4.2.1 Host Interface

Pin Name	Туре	TQFP13-64 Pin#	WCSP-64 Pin#	Power	Initial State	Description	
HIFCNF	I	56	E3	HIFVDD	_	Host Interface Configuration: 0 = INDIRECT 8-BIT 1 = SPI/QSPI	
#HIFCS	I	57	D3	HIFVDD	_	Active-low chip-select. For INDIRECT 8-BIT.	
#HIFRD	I	58	D1	HIFVDD	_	Active-low read signal for INDIRECT 8-BIT.	
#HIFWR	I	59	D2	HIFVDD		Active-low write signal for INDIRECT 8-BIT. HSPICLK clock for SPI/QSPI interface.	
#HIFDE	I	60	C1	HIFVDD	_	Active-low #HIFDE signal for INDIRECT 8-BIT. #HSPISS for SPI/QSPI interface.	
HIFD0	Ю	46	G3	HIFVDD	_	Bidirectional D[0] for INDIRECT 8-BIT. HSPIDI input for SPI Single protocol. Bidirectional HSPID[0] for Extended Dual, Extended Quad, Dual, and Quad protocol.	
HIFD1	ю	47	H2	HIFVDD	_	Bidirectional D[1] for INDIRECT 8-BIT. HSPIDO output for SPI Single protocol. Bidirectional HSPID[1] for Extended Dual, Extended Quad, Dual, and Quad protocol.	
HIFD2	ю	48	G2	HIFVDD	_	Bidirectional D[2] for INDIRECT 8-BIT. Bidirectional HSPID[2] for Extended Quad and Quad protocol.	
HIFD3	ю	49	H1	HIFVDD	—	Bidirectional D[3] for INDIRECT 8-BIT. Bidirectional HSPID[3] for Extended Quad and Quad protocol.	
HIFD4	Ю	50	F3	HIFVDD	_	Bidirectional D[4] for INDIRECT 8-BIT. HSPISEL0 configuration input for dual/quad. 0 = dual protocol 1 = quad protocol	
HIFD5	ю	51	G1	HIFVDD	_	Bidirectional D[5] for INDIRECT 8-BIT. HSPISEL1 configuration input for SPI/QSPI. 0 = SPI 1 = QSPI (dual or quad protocol)	
HIFD6	IO	52	F2	HIFVDD		Bidirectional D[6] for INDIRECT 8-BIT.	
HIFD7	ю	53	E2	HIFVDD		Bidirectional D[7] for INDIRECT 8-BIT.	
HIFIRQ	0	55	E1	HIFVDD		Interrupt output to Host MCU.	
HIFVDD	Р	54	F1			Supply input for Host Interface signals.	

Table 4.1 Host Interface Pin Descriptions

4.2.2 Panel Interface

Pin Name	Туре	TQFP13-64 Pin#	WCSP-64 Pin#	Power	Initial State	Description
VCOM	ο	10	B5	VCOMVDD	O (L)	FRP/VCOM or VA for 6-bit color panel. EXTCOMIN for 1-bit/3-bit SPI panel.
XFRP	ο	11	C5	VCOMVDD	0 (L)	XFRP or VB for 6-bit color panel.
XRST	ο	61	C2	DISPVDD	O (L)	XRST or INTB for 6-bit color panel. A0 for grayscale panels.
VST	ο	62	C3	DISPVDD	O (L)	VST or GSP for 6-bit color panel SCLK for 1-bit/3-bit SPI panel XRD for 8-bit Parallel grayscale panel SCL for 3-/4-Wire Serial grayscale panel SCL for 3-/4-Wire EPD serial interfaces
VCK	Ю	63	B1	DISPVDD	0 (L)	VCK or GCK output for 6-bit color panel DOUT[0] for 8-bit Parallel grayscale panel D/C for EPD 4-Wire serial interface
HST	ο	64	B2	DISPVDD	O (L)	HST or BSP for 6-bit color panel SCS for 1-bit/3-bit SPI panel XCS for 8-bit Parallel or 3-/4-Wire Serial grayscale panel CSB for 3-/4-Wire EPD serial interfaces
НСК	ο	1	A1	DISPVDD	0 (L)	HCK or BCK for 6-bit color panel DOUT[1] for 8-bit Parallel grayscale panel
ENB	ю	2	В3	DISPVDD	O (L)	ENB or GEN output for 6-bit color panel SDI for 1-bit/3-bit SPI panel XWR for 8-bit Parallel grayscale panel SD for 3-/4-Wire Serial grayscale panel SDA for EPD serial interfaces
RED0	ο	3	A2	DISPVDD	O (L)	RED0 for 6-bit color panel DOUT[2] for 8-bit Parallel grayscale panel
RED1	ο	4	D4	DISPVDD	0 (L)	RED1 for 6-bit color panel DOUT[3] for 8-bit Parallel grayscale panel
GRN0	ο	5	A3	DISPVDD	O (L)	GRN0 for 6-bit color panel DOUT[4] for 8-bit Parallel grayscale panel
GRN1	0	6	C4	DISPVDD	0 (L)	GRN1 for 6-bit color panel DOUT[5] for 8-bit Parallel grayscale panel
BLU0	0	7	A4	DISPVDD	0 (L)	BLU0 for 6-bit color panel DOUT[6] for 8-bit Parallel grayscale panel
BLU1	0	8	B4	DISPVDD	0 (L)	BLU1 for 6-bit color panel DOUT[7] for 8-bit Parallel grayscale panel
DISPVDD	Р	9	A5			Supply input for panel interface signals.
VCOMVDD	Р	12	A6			Supply input for VCOM and XFRP signals.

Table 4.2 Panel Interface Pin Descriptions

4.2.3 Voltage Booster/Regulator

Pin Name	Туре	TQFP13-64 Pin#	WCSP-64 Pin#	Power	Initial State	Description
CP1	Р	20	C8			Voltage booster charge-pump capacitor connection.
CP2	Р	19	C7			Voltage booster charge-pump capacitor connection.
CP3	Р	18	B8			Voltage booster charge-pump capacitor connection.
VC1	Р	21	D7			Voltage booster output capacitor connection.
VC2	Р	17	B7	_	_	Voltage booster output capacitor connection.
VC3	Р	16	A8			Voltage booster output capacitor connection.
VMDL	Р	14	A7			Lower voltage booster output supply.
VMDH	Р	15	B6			Higher voltage booster output supply.

Table 4.3 Voltage Booster Pin Descriptions

4.2.4 QSPI Interface

Table 4.4 QSPI Interface Pin Descriptions

Pin Name	Туре	TQFP13-64 Pin#	WCSP-64 Pin#	Power	Initial State	Description	
QSPICLK	ю	40	F5	VDD	Hi-Z	QSPI clock.	
#QSPISS	ю	45	E4	VDD	Hi-Z	QSPI active-low chip-select.	
QSPID0	ю	41	F4	VDD	O(L)	QSPI D0 data.	
QSPID1	ю	42	H4	VDD	Hi-Z	QSPI D1 data.	
QSPID2	IO	43	G4	VDD	Hi-Z	QSPI D2 data.	
QSPID3	ю	44	H3	VDD	Hi-Z	QSPI D3 data.	

4.2.5 Clock Input

Table 4.5 Clock Input Pin Descriptions

Pin Name	Туре	QFP13-64 Pin#	WCSP-64 Pin#	Power	Initial State	Description
OSC1	I	35	H7	VDD	_	32.768kHz crystal oscillator input.
OSC2	0	36	H6	VDD	_	32.768kHz crystal oscillator output.

4.2.6 Miscellaneous

Pin Name	Туре	TQFP13-64 Pin#	WCSP-64 Pin#	Power	Initial State	Description	
TEST	I	37	E5	VDD	_	Test Enable input used for production test only. This pin must be connected directly to VSS for normal operation.	
#RESET	I	33	H8	VDD		Active-low reset input.	

Table 4.6 Miscellaneous Pin Descriptions

4.2.7 General Purpose Input/Output (GPIO)

Table 4.7 GPIO Pin Descriptions

Pin Name	Туре	TQFP13-64 Pin#	WCSP- 64 Pin#	Power	Initial State	Description
P00	ю	23	C6	VDD	Hi-Z	General purpose input/output pin P00. #SPISS input for SPI.
P01	ю	24	D6	VDD	Hi-Z	General purpose input/output pin P01. SPICLK input/output clock for SPI.
P02	ю	25	E8	VDD	Hi-Z	General purpose input/output pin P02. SPIDI input for SPI.
P03	ю	26	E7	VDD	Hi-Z	General purpose input/output pin P03. SPIDO output for SPI.
P04	ю	27	E6	VDD	Hi-Z	General purpose input/output pin P04. I2CSCL input/output for I2C.
P05	ю	28	F8	VDD	Hi-Z	General purpose input/output pin P05. I2CSDA input/output for I2C.
P06	ю	29	F7	VDD	Hi-Z	General purpose input/output pin P06. REMO output for REMC3.
P07	ю	30	F6	VDD	Hi-Z	General purpose input/output pin P07. CLPLS output for REMC3.
P10	Ю	38	G5	VDD	General purpose input/output pin P10. O (L) BZOUT output for SNDA. RTC1S output for RTC.	
P11	Ю	39	H5	VDD	0 (L)	General purpose input/output pin P11. #BZOUT output for SNDA. FOUT output for CLG.

4.2.8 **Power and Ground**

Table -	48	Power	and	Ground	Pin	Descri	ntions
rubio	1.0	1 01101	unu	Ground		200011	puono

Pin Name	Туре	TQFP13-64 Pin#	WCSP-64 Pin#	Power	Description	
VDD	Р	22, 34	D8, G6	VDD	Main input supply voltage	
VD1	Р	31	G8	_	VD1 regulator output.	
VSS	Р	13, 32	D5,G7		VSS ground.	

Host Interface Configuration Pins and Connections 4.3

Table 4.9 Host Interface Configuration Pin Descriptions

Pin Name	HIFCNF = 1	HIFCNF = 0
	SPI/QSPI interface	INDIRECT 8-BIT interface
HIFD[5:4]	0xb = SPI Single/Extended protocol	-
	10b = Dual protocol	
	11b = Quad protocol	

Pin Name	Description	INDIRECT 8-Bit	Single or Extended	Dual	Quad
HIFCNF	Host Configuration	0		1	
#HIFDE	Device Enable/Serial Select	#HIFDE	#HSPISS		
#HIFCS	Chip-Select	#HIFCS	1		
#HIFWR	Write/SPI clock	#HIFWR	HSPICLK		
#HIFRD	Read	#HIFRD		1	
HIFIRQ	Interrupt output to Host		HIF	IRQ	
HIFD0	HIFD[0], HSPIDI, HSPID[0]	HIFD[0]	HSPIDI	HSPID[0]	HSPID[0]
HIFD1	HIFD[1], HSPIDO, HSPID[1]	HIFD[1]	HSPIDO	HSPID[1]	HSPID[1]
HIFD2	HIFD[2], HSPID[2]	HIFD[2]	*A	0 or 1	HSPID[2]

Table 4.10 Host Interface Connections

*A

0 or 1

0

0 or 1

0

1

0 or 1

0 or 1

INDIDECT

*A For Single and Extended Dual protocol, HIFD[3:2] are not used and must be terminated to 0 or 1. For Extended Quad protocol, HIFD[3:2] are used as bidirectional data. See Section 11.2 for details of the SPI protocols supported

HIFD[3]

HIFD[4]

HIFD[5]

HIFD[6]

HIFD[7]

HIFD3

HIFD4

HIFD5

HIFD6

HIFD7

HIFD[3], HSPID[3]

HIFD[4], HSPISEL0

HIFD[5], HSPISEL1

HIFD[6]

HIFD[7]

HSPID[3]

1

1

4.4 GPIO Pins Mapping

			<u> </u>					
PxSEL[y] = 0	PxSEL[y] = 1							
	PxyMUX[1:0]							
GPIO (Pxy)	0	1	2	3				
P00	#SPISS							
P01	SPICLK							
P02	SPIDI	—	—	—				
P03	SPIDO	—	—	—				
P04	I2CSCL	—	—	—				
P05	I2CSDA							
P06	REMO	—	—	—				
P07	CLPLS	—	—	—				
P10	BZOUT	RTC1S	—	—				
P11	#BZOUT	FOUT						

Table 4.11 GPIO Pins Mapping



4.5 Basic External Connection Diagram

Figure 4.3 Basic External Connection Diagram

Symbol	Name	Recommend components
Xtal1	32.768kHz crystal	C-002RX (R ₁ =50k Ω (Max.), C _L = 7pF) manufactured by Seiko Epson Corp.
C _{G1}	OSC1 gate capacitor	Trimmer capacitor or ceramic capacitor
C _{D1}	OSC1 drain capacitor	Ceramic capacitor
C _{PW1}	Bypass capacitor between VSS and VDD	Ceramic capacitor or electrolytic capacitor
C _{PW2}	Capacitor between VSS and VD1	Ceramic capacitor
C _{PW3}	Capacitor between VSS and DISPVDD	Ceramic capacitor. Can be combined with C _{MDC1} if DISPVDD is supplied by VMDL.
C _{PW4}	Capacitor between VSS and VCOMVDD	Ceramic capacitor. Can be combined with C _{MDC1} if VCOMVDD is supplied by VMDL.
C _{PW5}	Capacitor between VSS and HIFVDD	Ceramic capacitor. Can be combined with C _{PW1} if HIFVDD is supplied by VDD.
C _{MDC1}	Capacitor between VSS and VMDL	Ceramic capacitor
C _{MDC2}	Capacitor between VSS and VMDH	Ceramic capacitor
C _{MDC3}	Capacitor between VSS and VC1	Ceramic capacitor. Not needed if external VC3 is applied.
C _{MDC4}	Capacitor between VSS and VC2	Ceramic capacitor. Not needed if external VC3 is applied.
C _{MDC5}	Capacitor between VSS and VC3	Ceramic capacitor.
C _{MDC6}	Capacitor between CP1 and CP2	Ceramic capacitor. Not needed if external VC3 is applied.
C _{MDC7}	Capacitor between CP1 and CP3	Ceramic capacitor. Not needed if external VC3 is applied.
BZ	Piezoelectric buzzer	PS1240P02 manufactured by TDK Corp.

Table 4.12 Sample External	Components
----------------------------	------------

5. Logic Diagram



Figure 5.1 Internal Block Diagram

6. Memory Map



*For details on the Registers area, see Section 10.

**The QSPI interface module can be programmed to provide a 1Mbyte page at 0004_0000h to 0013_FFFFh for the system to read the contents of a serial flash device connected to the QSPI interface. The QSPIRMADRH register specifies the upper 12 bits of the address for accessing a 1Mbyte (20-bit) page of the serial flash.



7. Clocks, Reset and Operating States

7.1 Clock Generator (CLG)



Figure 7.1 Clock Generator (CLG) Block Diagram

There are two clock sources for the system: IOSC and OSC1. The IOSC and OSC1 oscillator circuits are both off on reset. The IOSC oscillator frequency is selectable between 20MHz, 16MHz, 12MHz, and 8MHz. The OSC1 oscillator output is selectable between an internal 32kHz oscillator and an external 32.768kHz crystal circuit connected to the OSC1 and OSC2 pins.

The internal system bus and most of the registers for peripherals are clocked by SYSCLK. The clock source for SYSCLK is the IOSC oscillator. Before accessing synchronous registers and RAM, the Host MCU needs to turn on the IOSC oscillator which is controlled by asynchronous SYSCTRL register.

All the peripherals, except for the Real-Time Clock (RTC), have the option to select the clock source between IOSC and OSC1 (CLKSRC bit), and the option to select a divided-down version of the clock source (CLKDIV[x:0] bits). The RTC clock source is fixed to OSC1.

The FOUT pin is multiplexed with the P11 GPIO pin to provide a selectable clock output to monitor.

7.1.1 IOSC Oscillator

The IOSC oscillator circuit features a fast startup and no external parts are required for oscillating. Figure 7.2 shows the IOSC oscillator circuit.



Figure 7.2 IOSC Oscillator Circuit

IOSCCLK is the IOSC clock output and IOSCSTA is a status bit (readable from the SYSCTL register) which indicates that the IOSC clock is stable. When the Host MCU turns on IOSC by setting IOSCEN bit to 1, it needs to wait for IOSCSTA to go high before accessing RAM and synchronous peripheral registers.

IOSCFQ[1:0] selects the frequency of IOSC (8/12/16/20MHz, default 8MHz) and IOSCAJ[5:0] (default value is 0) is used for manual trimming the IOSC output frequency if needed.

Follow the procedure shown below to start the IOSC clock:

- 1. Configure SYSCTL.IOSCFQ[1:0] to select the desired frequency.
- 2. Turn on IOSC by setting SYSCTL.IOSCEN to 1.
- 3. Wait for SYSCTL.IOSCSTA bit to go high.

When the Host MCU has finished reading or writing RAM and peripheral registers, it can turn off IOSC to reduce power consumption by setting SYSCTL.IOSCEN bit to 0.

7.1.2 OSC1 Oscillator

The OSC1 oscillator circuit is a low-power oscillator circuit that allows software to select the oscillator type from two different sources (internal and external) as shown in Figure 7.3.



Figure 7.3 OSC1 Oscillator Circuit

Crystal Oscillator

This oscillator circuit includes a gain-controlled oscillation inverter and a variable gate capacitor allowing use of various crystal resonators (32.768 kHz typ.) with ranges from cylinder type through surface-mount type. The oscillator circuit also includes a feedback resistor and a drain resistor, so no external parts are required except for a crystal resonator. The embedded oscillation stop detector, which detects oscillation stop and restarts the oscillator, allows the system to operate in safety under adverse environments that may stop the oscillation. The oscillator in initiating, this makes it possible to use a low-power resonator that is difficult to start up.

Note: Depending on the circuit board or the crystal resonator type used, an external gate capacitor CG1 and a drain capacitor CD1 may be required.

Internal Oscillator

This 32 kHz oscillator circuit operates without any external parts. When the internal oscillator circuit is used, set the OSC1 pin level to VSS and leave the OSC2 pin open.

Oscillation start procedure for the OSC1 oscillator circuit

Follow the procedure shown below to start oscillation of the OSC1 oscillator circuit.

- 1. Write 1 to the CLGINTF.OSC1STAIF bit. (Clear interrupt flag)
- 2. Write 1 to the CLGINTE.OSC1STAIE bit. (Enable interrupt)
- 3. Write 0x0096 to the SYSPROT.PROT[15:0] bits. (Remove system protection)
- 4. Configure the following CLGOSC1 register bits:

- CLGOSC1.OSC1SELCR bit (Select oscillator type)
- CLGOSC1.OSC1WT[1:0] bits (Set oscillation stabilization waiting time)
- In addition to the above, configure the following bits when using the crystal oscillator:
- CLGOSC1.INV1N[1:0] bits (Set oscillation inverter gain)
- CLGOSC1.CGI1[2:0] bits (Set internal gate capacitor)
- CLGOSC1.INV1B[1:0] bits (Set oscillation inverter gain for startup boosting period)
- CLGOSC1.OSC1BUP bit (Enable/disable oscillation startup control circuit)
- 5. When using the internal oscillator, set the CLGTRIM2.OSC1SAJ[5:0] bits as necessary. (Finely adjust oscillation frequency)
- 6. Write a value other than 0x0096 to the SYSPROT.PROT[15:0] bits. (Set system protection)
- 7. Write 1 to the CLGOSC.OSC1EN bit. (Start oscillation)
- 8. OSC1CLK can be used if the CLGINTF.OSC1STAIF bit = 1 after an interrupt occurs.

The setting values of the CLGOSC1.INV1N[1:0], CLGOSC1.CGI1[2:0], CLGOSC1.OSC1WT[1:0], CLGOSC1.INV1B[1:0], and CLGTRIM2.OSC1SAJ[5:0] bits should be determined after performing evaluation using the populated circuit board.

Note: Make sure the CLGOSC.OSC1EN bit is set to 0 (while the OSC1 oscillation is halted) when setting the CLGTRIM2.OSC1SAJ[5:0] bits.

7.1.3 FOUT Pin

The FOUT pin can output the clock generated by a clock source or its divided clock to outside the IC. This allows monitoring the oscillation frequency of the oscillator circuit or supplying an operating clock to external ICs. Follow the procedure shown below to start clock external output:

- 1. Assign the FOUT function to GPIO port P11.
- 2. Configure the following CLGFOUT register bits:
 - CLGFOUT.FOUTSRC[1:0] bits (Select clock source)
 - CLGFOUT.FOUTDIV[2:0] bits (Set clock division ratio)
 - Set the CLGFOUT.FOUTEN bit to 1. (Enable clock external output)

7.1.4 Interrupts

CLG has a function to generate the interrupts shown in Table 7.1.

Table 7.1 CLG Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
OSC1 oscillation stabilization waiting completion	CLGINTF.OSC1STAIF	When the OSC1 oscillation stabilization waiting operation has completed after the oscillation starts	Writing 1
OSC1 oscillation stop	CLGINTF.OSC1STPIF	When OSC1CLK is stopped, or when the CLGOSC.OSC1EN or CLGOSC1.OSDEN bit setting is altered from 1 to 0.	Writing 1

CLG provides interrupt enable (..IE) bits corresponding to each interrupt flag. An interrupt request is sent to the host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set.

Figure 7.4 shows a diagram of the CLGINT interrupt signal. The CLGINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 7.4 CLGINT Interrupt Circuit

7.1.5 Control Registers

See Section 10.2 for descriptions of the control registers for CLG.

7.2 System Resets

The S1D13C00 has three reset sources which resets the registers and internal circuits:

- Power-on Reset (POR)
- Hardware reset pin, #RESET
- Software reset from the Host with SYSCTRL bit 15 (SOFTRST)



Figure 7.5 System Reset Circuit

7.2.1 #RESET Pin

Inputting a reset signal with a certain low level period to the #RESET pin issues a reset request. There is a noise filter which filters out noise or glitches on the #RESET pin.

7.2.2 Software Reset from Host

The Host MCU can issue a reset by writing 1 to the SOFTRST bit (15) of the asynchronous SYSCTRL register. A short pulse on SOFTRST is generated to trigger the reset hold circuit and reset the system. The SOFTRST bit is self-clearing.

7.2.3 POR – Power On Reset

POR (Power On Reset) issues a reset request when the rise of VDD is detected. Reset requests from this circuit ensure that the system will be reset properly when the power is turned on. Shows an example of POR internal reset operation according to variations in VDD.



Figure 7.6 Example of Internal Reset by POR

For the #RESET and POR electrical specification, refer to Section 8.4 - Reset Characteristics.
7.3 Operating States

Two operating states are defined for the S1D13C00: IDLE or ACTIVE. In IDLE state, the IOSC is off and the chip is not doing anything. In ACTIVE state (default state after reset), the IOSC is on and the host MCU can access all the registers and RAM to perform display tasks. After display tasks are completed, the chip can go back into IDLE state to minimize power consumption.

After a hardware reset (#RESET pin) or a software reset (writing 1 to SOFTRST bit of SYSCTRL register), the IOSC oscillator is on (ACTIVE state) with a frequency of 8MHz (SYSCTRL.IOSCFQ[1:0] = 00b) and the OSC1 oscillator is off. The internal RAM and all of the registers (except SYSCTRL) in the S1D13C00 are synchronous. To access the synchronous memory and registers, the IOSC oscillator needs to be on and running at maximum frequency (20MHz, SYSCTRL.IOSCFQ[1:0] = 11b) for fastest access. The SYSCTRL which controls the IOSC oscillator can be accessed asynchronously.

ACTIVE-to-IDLE Procedure

1. Write 0 to the IOSCEN bit of SYSCTRL register to turn off IOSC.

IDLE-to-ACTIVE Procedure

1. Set the IOSCFQ[1:0] bits of the SYSCTRL register to desired frequency (normally 11b to select 20MHz

for fastest access time and processing) and the IOSCEN bit 1 to turn on the IOSC oscillator.

2. Before accessing synchronous memory and registers, wait 3us, or poll the IOSCSTA bit of the SYSCTRL

register to wait for it to go to 1 indicating that IOSC is stable.

OSC1 State and Selection

OSC1 is used mainly for the VCOM/XFRP output to the panel and for the RTC (real-time clock) to maintain time/date. Normally, for "always on" display operation, the OSC1 clock should be turned on and kept on to generate the VCOM/XFRP output. OSC1 is turned off only if the display is turned off (VCOM/XFRP outputs turned off). See Section 21.4 for the procedure to turn on/off the VCOM/XFRP outputs, and Section 7.1.2 for the procedure to turn on/off the OSC1 oscillator.

If the RTC is used, an external 32.768kHz crystal circuit connected to OSC1/OSC2 is needed to provide the accuracy and tolerance needed for the RTC time-keeping. If the RTC is not used, the external 32.768kHz crystal circuit is not needed and the internal 32kHz oscillator can be used as the OSC1 clock source.

8. D.C. Characteristics

8.1 Absolute Maximum Ratings

Item	Symbol	Condition	Rated value	Unit
Power supply voltage	VDD		-0.3 to 7.0	V
Host interface I/O supply voltage	HIFVDD		-0.3 to 7.0	V
Panel interface I/O supply voltage	DISPVDD		-0.3 to 7.0	V
VCOM/XFRP I/O supply voltage	VCOMVDD		-0.3 to 7.0	V
External supply voltage for display	VC3		-0.3 to 7.0	V
Input voltage	Vı	QSPICLK, #QSPISS, QSPIDx, TEST, #RESET, P0x, P1x	-0.3 to VDD + 0.5	V
		HIFx, #HIFx	-0.3 to HIFVDD + 0.5	V
		XRST, VST, VCK, ENB, HST, HCK, REDx, GRNx, BLUx	-0.3 to DISPVDD + 0.5	V
		VCOM, XFRP	-0.3 to VCOMVDD + 0.5	V
Output voltage	Vo	QSPICLK, #QSPISS, QSPIDx, TEST, #RESET, P0x, P1x	-0.3 to VDD + 0.5	V
		HIFx, #HIFx	-0.3 to HIFVDD + 0.5	V
		XRST, VST, VCK, ENB, HST, HCK, REDx, GRNx, BLUx	-0.3 to DISPVDD + 0.5	V
		VCOM, XFRP	-0.3 to VCOMVDD + 0.5	V
High level output current	Іон	1 pin	-10	mA
		Total of all pins	-20	mA
Low level output current	I _{OL}	1 pin	10	mA
		Total of all pins	20	mA
Operating temperature	Та		-40 to 85	°C
Storage temperature	Tstg		-65 to 125	°C

Table 8.1 Absolute Maximum Ratings

Note

 $V_{\text{SS}} = 0V$

8.2 **Recommended Operating Conditions**

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply voltage	VDD	For normal operation, Voltage Booster/Regulator off	1.8	-	5.5	V
		Voltage Booster/Regulator on	2.0	-	5.5	V
I/O power supply voltage	HIFVDD	For host interface	1.8	-	5.5	V
	DISPVDD	For panel interface	1.8	-	5.5	V
	VCOMVDD	For VCOM and XFRP	1.8	-	5.5	V
External power supply voltage	VC3	*2	5.2	-	5.6	V
OSC1 oscillator oscillation frequency	fOSC1	Crystal oscillator	-	32.768	-	kHz
Bypass capacitor between VSS and VDD	C _{PW1}		-	3.3	-	uF
Capacitor between Vss and VD1	C _{PW2}		-	1	1.2	uF
Capacitor between Vss and DISPVDD	Сриз	*3	-	1	-	uF
Capacitor between Vss and VCOMVDD	CPW4	*4	-	1	-	uF
Capacitor between Vss and HIFVDD	C _{PW5}	*5	-	1	-	uF
Capacitor between Vss and VMDL	C _{MDC1}		-	1	-	uF
Capacitor between Vss and VMDH	C_{MDC2}		-	1	-	uF
Capacitor between Vss and VC1	C _{MDC3}	*2	-	1	-	uF
Capacitor between Vss and VC2, Vss and VC3	C _{MDC4-5}	*2	-	1	-	uF
Capacitor between CP1 and CP2, CP1 and CP3	CMDC6-7	*2	-	1	-	uF
Gate capacitor for OSC1 oscillator	C _{G1}	When crystal oscillator is used *1	0	-	25	pF
Drain capacitor for OSC1 oscillator	C _{D1}	When crystal oscillator is used *1	-	0	-	pF

Table 8.2 Recommended Operating Conditions

 $V_{SS} = 0V$

*1 The component values should be determined after performing matching evaluation of the resonator mounted on the printed.
*2 CMDC3, CMDC4, CMDC6, CMDC7 are not needed if external VC3 supply is applied. See Sections 4.5 and 21.3.4 for more details.
*3 If DISPVDD is supplied by VMDL, it can share the same bypass capacitor as VMDL (C_{MDC1}) and C_{PW3} can be removed (is not needed).

*4 If VCOMVDD is supplied by VMDL, it can share the same bypass capacitor as VMDL (C_{MDC1}) and C_{PW4} can be removed (is not needed).

*5 If HIFVDD is supplied by VDD, it can share the same bypass capacitor as VDD (CPW1) and CPW5 can be removed (is not needed).

Current Consumption 8.3

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Current consumption in IDLE mode (IOSCEN=0)	I _{IDLE1}	OSC1=Off, RTC Off, VCOM=Off, IOSC=Off, Voltage booster/regulator Off.	-	0.26	3.0	μΑ
		Display not connected				
	I _{IDLE2}	OSC1=external 32.768kHz, RTC On,	-	0.8	4.0	μA
		VCOM=Off,				
		IOSC=Off, Voltage booster/regulator Off,				
		Display not connected		1.7	5.0	
	I _{IDLE3}	OSC1=internal 32kHz, RTC Off, VCOM=Off,	-	1.7	5.0	μA
		Display not connected				
	I	OSC1-external 32 768kHz PTC On		28	6.0	A
	IDLE4	VCOM=60Hz.	-	2.0	0.0	μΑ
		IOSC=Off, Voltage booster/regulator On				
		(OSC1/32),				
		REGECO=1, VMDBUP=0, Display not				
		connected				
Current consumption in ACTIVE mode	I _{ACTIVE1}	OSC1=external 32.768kHz, RTC On,	-	650	750	μΑ
(IOSCEN=1)		VCOM=60Hz,				
		OSC=20MHZ, voltage booster/regulator				
		Display not connected. No activity				
	I _{ACTIVE2}	OSC1=external 32.768kHz, RTC On,	-	2.4	2.9	mA
	110111122	VCOM=60Hz,				
		IOSC=20MHz, Voltage booster/regulator On,				
		Display not connected, Filled Rectangle				
		drawing		1.0	2.2	
	I _{ACTIVE3}	USC1=external 32.768kHz, RTC On,	-	1.9	2.3	mA
		IOSC-20MHz, Voltage booster/regulator On				
		Display not connected.				
		Image copy with rotation and scaling				
		RAM-to-RAM				
	I _{ACTIVE4}	OSC1=external 32.768kHz, RTC On,	-	1.6	1.9	mA
		VCOM=60Hz,				
		IOSC=20MHz, Voltage booster/regulator On,				
		(checkarad)				
	1	(LIECKEICU)		1		

*1 When voltage booster/regulator is on, VDD = 2.0 to 5.5V
 *2 Measurement condition: VMDL is connected to DISPVDD and VCOMVDD, current is measured at VDD supply

Current consumption - power supply voltage characteristic in IDLE1 IOSC = OFF, OSC1 = OFF, Typ. value



Current consumption - temperature characteristic in IDLE4

IOSC=OFF, OSC1=32.768kHz, Voltage booster=ON, Typ. value



Current consumption - temperature characteristic in IDLE1

IOSC = OFF, OSC1 = OFF, Typ. value



Current consumption - temperature characteristic in ACTIVE2,4 IOSC=20MHz, OSC1=32.768kHz, Voltage booster=ON, Typ. value





8.4 Reset Characteristics

#RESET pin characteristics

Unless otherwise specified: VDD = 1.8 to 5.5V, VSS = 0V, Ta = -40 to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level Schmitt input threshold voltage	V_{T+}		0.5 x VDD	-	0.8 x VDD	V
Low level Schmitt input threshold voltage	V _{T-}		0.2 x VDD	-	0.5 x VDD	V
Schmitt input hysteresis voltage	ΔV_{T}		180	-	-	mV
Input pull-up resistance	R _{IN}		100	270	500	kΩ
Pin capacitance	Cin		-	-	15	pF
Reset Low pulse width	tsr		5	-	-	μs



POR characteristics

Unless otherwise specified: VDD = 1.8 to 5.5V, VSS = 0V, Ta = -40 to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
POR operating limit voltage	VRSTOP		-	0.5	0.95	V
POR reset request hold time	t _{RRQ}		0.01	-	4	ms



Note: When performing a power-on-reset again after the power is turned off, ensure that the VDD voltage has dropped below $V_{RST}OP$ before powering up.

Reset hold circuit characteristics

Unless otherwise specified: $VDD = 1.8$ to 5.5 V, VSS = 0V, Ta = -40 to 85 °C											
Item	Symbol	Condition	Min.	Тур.	Max.	Unit					
Reset hold time ^{*1}	trstr		-	-	150	us					

*1 Time until the internal reset signal is negated after the reset request is cancelled (#RESET de-assertion).

8.5 Input/Output Port (GPIO) Characteristics

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
High level Schmitt input threshold voltage	V_{T+}		0.5 x VDD	-	0.8 x VDD	V
Low level Schmitt input threshold voltage	V _T -		0.2 x VDD	-	0.5 x VDD	V
Schmitt input hysteresis voltage	ΔV_{T}		180	-	-	mV
High level output current	I _{OH}	$V_{OH} = 0.9 \ x \ VDD$	-	-	-0.4	mA
Low level output current	Iol	$V_{OL} = 0.1 \text{ x VDD}$	0.4	-	-	mA
Leakage current	ILEAK		-150	-	150	nA
Input pull-up resistance	RINU		75	150	300	kΩ
Input pull-down resistance	R _{IND}		75	150	300	kΩ
Pin capacitance	CIN		-	-	15	pF

Unless otherwise specified: VDD = 1.8 to 5.5 V, VSS = 0V, Ta = -40 to 85 °C



8.6 Voltage Booster/Regulator Characteristics

The voltage booster/regulator characteristics varies depending on the panel load (panel size, drive duty, number of display pixels and display contents), so evaluate them by connecting to the actual panel used.

Unless otherwise specified: VDD = 2.0 to 5.5V,VSS = 0V, Ta = 25 °C, MDCBSTCLK.CLKSRC[1:0] bits = 0x1, MDCBSTCLK.CLKDIV[2:0] = 0x0 (voltage booster clock = OSC1 frequency), MDCBSTPWR.REGON = 1, MDCBSTPWR.BSTON = 1, MDCBSTPWR.REGECO bit = 0, MDCBSTPWR.VMDBUP bit = 0, no panel load

Symbol	Condition	Min.	Тур.	Max.	Unit
	MDCBSTVMD.VMDHVOL[2:0] bits = $0x0$	4.2	4.3	4.4	V
	MDCBSTVMD.VMDHVOL[2:0] bits = $0x1$	4.3	4.4	4.5	V
	MDCBSTVMD.VMDHVOL[2:0] bits = $0x2$	4.4	4.5	4.6	V
¥2	MDCBSTVMD.VMDHVOL[2:0] bits = $0x3$	4.5	4.6	4.7	V
V MDH -	MDCBSTVMD.VMDHVOL[2:0] bits = 0x4	4.6	4.7	4.8	V
	MDCBSTVMD.VMDHVOL[2:0] bits = $0x5$	4.7	4.8	4.9	V
	MDCBSTVMD.VMDHVOL[2:0] bits = 0x6	4.8	4.9	5.0	V
	MDCBSTVMD.VMDHVOL[2:0] bits = $0x7$	4.9	5.0	5.1	V
	MDCBSTVMD.VMDLVOL[2:0] bits = 0x0	2.2	2.3	2.4	V
	MDCBSTVMD.VMDLVOL[2:0] bits = 0x1	2.6	2.7	2.8	V
	MDCBSTVMD.VMDLVOL[2:0] bits = 0x2	2.9	3.0	3.1	V
x 7 *2	MDCBSTVMD.VMDLVOL[2:0] bits = 0x3	3.0	3.1	3.2	V
V _{MDL} ²	MDCBSTVMD.VMDLVOL[2:0] bits = 0x4	3.1	3.2	3.3	V
	MDCBSTVMD.VMDLVOL[2:0] bits = 0x5	3.2	3.3	3.4	V
	MDCBSTVMD.VMDLVOL[2:0] bits = 0x6	3.3	3.4	3.5	V
	MDCBSTVMD.VMDLVOL[2:0] bits = 0x7	3.5	3.6	3.7	V
	MDCBSTVMD.VMD*VOL[2:0] bits = 0x7	-	-	2	mA
Lyan	MDCBSTCLK.CLKDIV[2:0] bits = $0x0$				
LVMD	MDCBSTVMD.VMD*VOL[2:0] bits = 0x7	-	-	100	μΑ
- *2	MDCBSTCLK.CLKDIV[2:0] bits = 0x5			2	
LVMDE ²	MDCBSTVMD.VMD*VOL[2:0] bits = 0x/	-	-	2	mA
tbst	$C_{MDC*} = 1 \mu F$	-	-	5	ms
tum ^{*2}	MDCBSTVMD VMD*VOL[2:0] hits = 0x7	_	_	5	ms
UVMD	$C_{MDC1}, C_{MDC2} = 1\mu F$			5	1115
	Symbol V _{MDH} *2 V _{MDL} *2 L _{VMD} L _{VMD} *2 t _{BST} t _{VMD} *2	SymbolConditionMDCBSTVMD.VMDHVOL[2:0] bits = 0x0MDCBSTVMD.VMDHVOL[2:0] bits = 0x1MDCBSTVMD.VMDHVOL[2:0] bits = 0x2MDCBSTVMD.VMDHVOL[2:0] bits = 0x3MDCBSTVMD.VMDHVOL[2:0] bits = 0x3MDCBSTVMD.VMDHVOL[2:0] bits = 0x4MDCBSTVMD.VMDHVOL[2:0] bits = 0x4MDCBSTVMD.VMDHVOL[2:0] bits = 0x6MDCBSTVMD.VMDHVOL[2:0] bits = 0x7MDCBSTVMD.VMDLVOL[2:0] bits = 0x7MDCBSTVMD.VMDLVOL[2:0] bits = 0x1MDCBSTVMD.VMDLVOL[2:0] bits = 0x3MDCBSTVMD.VMDLVOL[2:0] bits = 0x3MDCBSTVMD.VMDLVOL[2:0] bits = 0x5LVMD*MDCBSTVMD.VMD*VOL[2:0] bits = 0x7MDCBSTVMD.VMD*VOL[2:0] bits = 0x7 <td< td=""><td>$\begin{array}{ c c c c c } Symbol & Condition & Min. \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x0 & 4.2 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x1 & 4.3 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x2 & 4.4 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 & 4.5 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 & 4.5 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x4 & 4.6 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x5 & 4.7 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x6 & 4.8 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x7 & 4.9 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 & 2.6 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 & 2.6 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.0 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.0 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.0 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.2 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x5 & 3.2 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & 3.5 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDVVDL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDVVDL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMD*VOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMD^$</td><td>$\begin{array}{ c c c c c } Symbol & Condition & Min. Typ. \\$</td><td>Symbol Condition Min. Typ. Max. MDCBSTVMD.VMDHVOL[2:0] bits = 0x0 4.2 4.3 4.4 MDCBSTVMD.VMDHVOL[2:0] bits = 0x1 4.3 4.4 4.5 MDCBSTVMD.VMDHVOL[2:0] bits = 0x1 4.3 4.4 4.5 MDCBSTVMD.VMDHVOL[2:0] bits = 0x2 4.4 4.5 4.6 MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 4.5 4.6 4.7 MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 4.5 4.6 4.7 MDCBSTVMD.VMDHVOL[2:0] bits = 0x6 4.8 4.9 5.0 MDCBSTVMD.VMDHVOL[2:0] bits = 0x7 4.9 5.0 5.1 MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 2.6 2.7 2.8 MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 2.6 2.7 2.8 MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 3.0 3.1 3.2 MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 3.0 3.1 3.2 MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 3.5 3.6 3.7 MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 - 2 2 MDCBSTVMD.VMD*VOL[2:0] bits = 0</td></td<>	$ \begin{array}{ c c c c c } Symbol & Condition & Min. \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x0 & 4.2 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x1 & 4.3 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x2 & 4.4 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 & 4.5 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 & 4.5 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x4 & 4.6 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x5 & 4.7 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x6 & 4.8 \\ \hline & MDCBSTVMD.VMDHVOL[2:0] bits = 0x7 & 4.9 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 & 2.6 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 & 2.6 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.0 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.0 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.0 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 & 3.2 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x5 & 3.2 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & 3.5 \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDLVOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDVVDL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMDVMDVVDL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMD*VOL[2:0] bits = 0x7 & - \\ \hline & MDCBSTVMD.VMD^$	$ \begin{array}{ c c c c c } Symbol & Condition & Min. Typ. \\ $	Symbol Condition Min. Typ. Max. MDCBSTVMD.VMDHVOL[2:0] bits = 0x0 4.2 4.3 4.4 MDCBSTVMD.VMDHVOL[2:0] bits = 0x1 4.3 4.4 4.5 MDCBSTVMD.VMDHVOL[2:0] bits = 0x1 4.3 4.4 4.5 MDCBSTVMD.VMDHVOL[2:0] bits = 0x2 4.4 4.5 4.6 MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 4.5 4.6 4.7 MDCBSTVMD.VMDHVOL[2:0] bits = 0x3 4.5 4.6 4.7 MDCBSTVMD.VMDHVOL[2:0] bits = 0x6 4.8 4.9 5.0 MDCBSTVMD.VMDHVOL[2:0] bits = 0x7 4.9 5.0 5.1 MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 2.6 2.7 2.8 MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 2.6 2.7 2.8 MDCBSTVMD.VMDLVOL[2:0] bits = 0x1 3.0 3.1 3.2 MDCBSTVMD.VMDLVOL[2:0] bits = 0x3 3.0 3.1 3.2 MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 3.5 3.6 3.7 MDCBSTVMD.VMDLVOL[2:0] bits = 0x7 - 2 2 MDCBSTVMD.VMD*VOL[2:0] bits = 0

*1 VMDL and VMDH total load current

*2 When applying an external power source through the VC3 pin: VDD=1.8 to 5.5V, MDCBSTPWR.REGON and MDCBSTPWR.BSTON bits = 0.

Panel drive voltage – power supply voltage characteristic L_{VMD} =1mA, Typ. value

Panel drive voltage - temperature characteristic $L_{\text{VMD}}{=}1\text{mA},$ Typ. value





S1D13C00 Hardware Specification (Rev. 1.2)

A.C. Characteristics 9.

Clock Generator (CLG) Characteristics 9.1

Oscillator circuit characteristics including resonators change depending on conditions (board pattern, components used, etc.). Use these characteristic values as a reference and perform matching evaluation using the actual printed circuit board.

Unless otherwise specified: $VDD = 1.8$ to 5.5 V, VSS = 0 V, Ta = -40 to 85 °C										
Item	Symbol	Condition	Min.	Тур.	Max.	Unit				
Oscillation start time	t _{sta1}		-	-	3	us				
Oscillation frequency	f _{IOSC}	SYSCTRL.IOSCFQ[1:0] = 0x3	18	20	21	MHz				
		SYSCTRL.IOSCFQ[1:0] = 0x2	14.4	16	16.8	MHz				
		SYSCTRL.IOSCFQ[1:0] = $0x1$	10.8	12	12.6	MHz				
		SYSCTRL.IOSCFQ[1:0] = 0x0	7.2	8	8.4	MHz				

IOSC oscillator circuit characteristics

IOSC oscillation frequency-temperature characteristic VDD = 1.8 to 5.5 V, SYSCTRL.IOSCAJ[5:0] = 0x00



Unless otherwise specified: V	DD = 1.8 to	5.5 v, v88 = 0 v, 1a = 25 °C		T	34	T T •4
	Symbol		Min.	Typ.	Max.	Unit
Crystal oscillator	t _{sta1c}	CLGOSCI.OSCISELCR bit = 0,	-	-	3	s
oscillation start time		CLGOSC1.INVIN[1:0] bits = 0x1,				
		CLGOSC1.IN VIB[1:0] DItS = 0x2,				
	a			10		Б
Crystal oscillator	C_{GI1C}	CLGOSCI.OSCISELCR bit = 0,	-	12	-	рг
internal gate capacitance		CLGOSC1.CG11[2:0] Dits = 0x0		14		Б
		CLGOSCI.OSCISELCR bit = 0,	-	14	-	рг
		CLGOSC1.CG11[2:0] bits = 0x1		16		Б
		CLGOSCI.OSCISELCR bit = $0,$	-	16	-	рг
		CLGOSC1.CG11[2:0] Dits = 0x2		10		Б
		CLGOSCI.OSCISELCR bit = 0,	-	18	-	рг
		CLGOSC1.CG11[2:0] Dits = 0X3		10		Г
		CLGOSCI.OSCISELCR bit = 0,	-	19	-	рг
		CLGOSCI.CGII[2:0] bits = 0X4		21		Б
		CLGOSCI.OSCISELCR bit = $0,$	-	21	-	рг
		CLGOSC1.CG11[2:0] Dits = 0X5		22		Б
		CLGOSCI.OSCISELCR bit = 0 ,	-	23	-	рг
		CLGOSC1.CG11[2:0] Dits = 0x6		24		Б
		CLGOSCI.OSCISELCR bit = $0,$	-	24	-	рг
Createl a cilleter	G	CLGOSC1.CG1[2:0] DIS = 0X7		(ъĘ
Crystal oscillator	C _{DIIC}	CLGOSCI.OSCISELCK DIT = 0	-	0	-	рг
Internal drain capacitance	Ŧ			70		0/
Crystal oscillator	IOSC1C	CLGOSCI.OSCISELCK DII = 0,	-	70	-	%
oscillation circuit current –		CLGOSCI.INVINVIB[1:0] DIS = 0x0		100		0/
oscillation inverter		CLGOSCI.OSCISELCK DII = 0,	-	100	-	%
drivability ratio		CLGOSC1.INVIIN/INVIB[1:0] Bits = 0x1 (reference)				
		CLGOSC1.OSC1SELCR bit = 0 ,	-	130	-	%
		CLGOSC1.INV1N/INV1B[1:0] bits = $0x2$				
		CLGOSC1.OSC1SELCR bit = 0,	-	300	-	%
		CLGOSC1.INV1N/INV1B[1:0] bits = 0x3				
Crystal oscillator	I _{OSD1C}	CLGOSC1.OSC1SELCR bit = 0,	-	0.025	0.1	uA
oscillation stop detector		CLGOSC1.OSDEN bit = 1				
current						
Internal oscillator	t _{sta11}	CLGOSC1.OSC1SELCR bit = 1	-	-	100	us
oscillation start time						
Internal oscillator	fosc11	CLGOSC1.OSC1SELCR bit = 1	31.04	32	32.96	kHz
oscillation frequency						

OSC1 oscillator circuit characteristics Unless otherwise specified: VDD = 1.8 to 5.5 V VSS = 0. V Ta = $25 ^{\circ}\text{C}$

*1 CLGOSC1.CGI1[2:0] bits = 0x0, Crystal resonator = C-002RX (manufactured by Seiko Epson Corporation, $R1 = 50 \text{ k}\Omega$ (Max.), CL = 7 pF)

9.2 Host Interface Characteristics

9.2.1 Indirect 8-bit parallel interface

Unless otherwise specified: VSS = 0V, HIFVDD = 1.8 to 5.5V, Ta = -40 to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
#HIFDE setup time	t _{DES1}		0	-	-	ns
#HIFDE hold time (at write)	t _{DEHW}		twrh2, twrh3	-	-	ns
#HIFDE hold time (at read)	t _{DEHR}		trdh2, trdh3	-	-	ns
#HIFDE High pulse width	tdwh		5	-	-	ns
#HIFCS setup time (at write)	t _{CSWS}		0	-	-	ns
#HIFCS hold time (at write)	twcsh		0	-	-	ns
#HIFWR Low pulse width (command/address byte)	twrli		7	-	-	ns
#HIFWR Low pulse width (asynchronous register data byte ^{*1})	t _{WRL2}		14	-	-	ns
#HIFWR Low pulse width (synchronous memory/register write ^{*2})	twrL3		* ³ t _{SYSCLK} + 6	-	-	ns
#HIFCS High pulse width (at write) (command/address byte)	twRH1		9	-	-	ns
#HIFCS High pulse width (at write) (asynchronous register data byte ^{*1})	twrh2		9	-	-	ns
#HIFCS High pulse width (at write) (synchronous memory/register write ^{*2})	twRH3		^{*3} tsysclk x $(3 + 2 \times nACTIVE^{*4,5})$	-	-	ns
Write data setup time	twds1		7	-	-	ns
Write data hold time	t _{WDH1}		9	-	-	ns
#HIFCS setup time (at read)	tcsrs		0	-	-	ns
#HIFCS hold time (at read)	trcsh		0	-	-	ns
#HIFRD Low pulse width (asynchronous register data byte ^{*1})	t _{RDL2}		60	-	-	ns
#HIFRD Low pulse width (synchronous memory/register read ^{*2})	t _{RDL3}		*3 t _{SYSCLK} + 5	-	-	ns
#HIFRD low to HIFD[7:0] low impedance	t _{RDO1}		-	-	59	ns
#HIFRD high to HIF[7:0] high impedance	t _{RDDH1}		6	-	33	ns
#HIFCS High pulse width (at read) (asynchronous register data byte ^{*1})	t _{RDH2}		33	-	-	ns
#HIFCS High pulse width (at read) (synchronous memory/register data byte ^{*2})	t _{RDH3}		^{*3} tsysclk x $(7 + 2 \times nACTIVE^{*4,5})$	-	-	ns

*1 Asynchronous registers are SYSCTRL and SYSINTS.

*2 "Synchronous memory/register" refers to the internal RAM and synchronous registers. The timing specification does not include host reads from memory-mapped serial flash. Host reads from memory-mapped serial flash area (0x00040000 – 0x0013FFFF) is not recommended because it takes many system clock cycles and is unreliable. For host reading of memory-mapped serial flash data, it is recommended to use DMAC to transfer blocks to RAM and then reading from RAM.

*3 t_{SYSCLK}: System clock period [ns]. Typically 50ns (system clock = 20MHz).

*4 nACTIVE: Number of other active internal bus masters (0 to 4) accessing the same memory map area. The internal bus has 4 bus masters: DMAC, MDC Graphics Engine, Event Processor and MDC Display Updater. Internal bus switch matrix allows parallel access by each bus master to different areas. However, when two bus masters simultaneously access the same area, there is arbitration logic to let only one master access at a time and the other master(s) have to wait until the current access-granted master is finished. If the host is accessing an area in the memory map and there are no other bus masters accessing the same area, then nACTIVE=0. Refer to Section 11.3.4 for more details.

*5 Host read from Memory-Mapped Serial Flash is not recommended. Please refer to Section 11.3.3 for more details. Read and write access by Host of RAM or registers is not recommended while either one of the MDC Graphics Engine or MDC Event Processor is actively reading from Memory-Mapped Serial Flash because the internal bus can be held for many system clock cycles resulting in unreliable access from Host MCU. Refer to Section 11.3.4 for more details.



9.2.2 SPI/QSPI interface

Unless otherwise specified: VSS = 0V, HIFVDD = 1.8 to 5.5V, Ta = -40 to 85 °C

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
#HSPISS setup time	t _{CSS}		9	-	-	ns
#HSPISS hold time	tcsh		13	-	-	ns
#HSPISS High pulse width	tсwн		28	-	-	ns
HSPID write data setup time	twds		3	-	-	ns
HSPID write data hold time	twdh		11	-	-	ns
HSPID low impedance waiting time	trloz		12	-	60	ns
HSPID valid data waiting time	trdo		9	-	51	ns
HSPID high impedance waiting time	t _{RHIZ}		6	-	34	ns
HSPICLK High pulse width (command/address/ asynchronous register data byte ^{*1})	t _{CLKH1}		11	-	-	ns
HSPICLK Low pulse width (command/address/ asynchronous register data byte ^{*1})	tclkl1		51	-	-	ns
HSPICLK High pulse width (at write) (synchronous memory/register data byte ^{*2})	tclkh2		*3 tsysclk x 0.25 x (5 + 2 x nACTIVE*4,5)	-	-	ns
HSPICLK Low pulse width (at write) (synchronous memory/register data byte ^{*2})	t _{CLKL2}		*3 t _{SYSCLK} x 0.25 x (5 + 2 x nACTIVE ^{*4,5})	-	-	ns
HSPICLK High pulse width (at read) (synchronous memory/register data byte ^{*2})	tclkh3		$^{*3} t_{\text{SYSCLK x}} (8 + 2 \text{ x nACTIVE}^{*4,5})$	-	-	ns
HSPICLK Low pulse width (at read) (synchronous memory/register data byte ^{*2})	t _{CLKL3}		51	-	-	ns

*1 Asynchronous registers are SYSCTRL and SYSINTS.

*2 "Synchronous memory/register" refers to the internal RAM and synchronous registers. The timing specification does not include host reads from memory-mapped serial flash. Host reads from memory-mapped serial flash area (0x00040000 – 0x0013FFFF) is not recommended because it takes many system clock cycles and is unreliable. For host reading of memory-mapped serial flash data, it is recommended to use DMAC to transfer blocks to RAM and then reading from RAM.

*3 t_{SYSCLK}: System clock period [ns]. Typically 50ns (system clock = 20MHz).

*4 nACTIVE: Number of other active internal bus masters (0 to 4) accessing the same memory map area. The internal bus has 4 bus masters: DMAC, MDC Graphics Engine, Event Processor and MDC Display Updater. Internal bus switch matrix allows parallel access by each bus master to different areas. However, when two bus masters simultaneously access the same area, there is arbitration logic to let only one master access at a time and the other master(s) have to wait until the current access-granted master is finished. If the host is accessing an area in the memory map and there are no other bus masters accessing the same area, then nACTIVE=0. Refer to Section 11.3.4 for more details.

*5 Host read from Memory-Mapped Serial Flash is not recommended. Please refer to Section 11.3.3 for more details. Read and write access by Host of RAM or registers is not recommended while either one of the MDC Graphics Engine or MDC Event Processor is actively reading from Memory-Mapped Serial Flash because the internal bus can be held for many system clock cycles resulting in unreliable access from Host MCU. Refer to Section 11.3.4 for more details.

	tcss				1	(tcwn
#H3F133 (#HIFDE)	tcss	to	.кні, tclкн2 tclкнз	tCLKL1, tCLKL2, tCLKL3			tclкн1, tclкн2, tclкн3	tcsH	-
HSPICLK (#HIFWR)	**			,				Ly.	*
WRITE HSPID[3:0] (HIFD[3:0])	t	vos , tv		χ	X	<u>k</u>			
READ HSPID[3:0] (HIFD[3:0])			2.10)			

9.3 **Panel Interface Characteristics**

9.3.1 6-Bit Color Panel

Unless otherwise specified: VSS = 0V, DISPVDD=1.8 to 5.5V, VCOMVDD=1.8 to 5.5V, Ta = -40 to 85 °C

Item	Symbol	Nominal ^{*3}	Unit	Variation from Nominal ^{*3}		
Panel Timing unit	Т	(MDCDISPCLKDIV.CLKDIV[7:0] + 1)	ns		toninai	
	-	x tsysclk		Min	Max	Unit
VCK rise/fall to HST rise	t0	(MDCDISPCLKDIV.TIM0[7:0] + 1)	Т	-9	4	ns
VCK rise/fall to VST fall				-3	0	
VST rise to VCK rise	t1	(MDCDISPPRM21.TIM1[7:0] + 1)	Т	1	4	ns
HST rise to HCK rise	t2	(MDCDISPPRM21.TIM2[7:0] + 1)	Т	1	7	ns
Data to HCK rise/fall	t3	(MDCDISPPRM43.TIM3[7:0] + 1)	Т	-10	2	ns
VCK rise/fall to ENB rise	t4	t0 + t2 +	Т	-5	7	ns
		(MDCDISPPRM43.TIM4[7:0] x (t3 + t7))				
ENB high width	t5	$(MDCDISPPRM65.TIM5[7:0] \times (t3 + t7))$	Т	-9	0	ns
Register trigger to XRST rise	t6	(MDCDISPPRM65.TIM6[7:0] + 1)	Т	-	-	-
XRST rise to VST rise				0	2	ns
Last data end to XRST fall				-	-	-
HCK rise/fall to data	t7	(MDCDISPPRM87.TIM7[7:0] + 1)	Т	-2	10	ns
HCK rise/fall to HST fall				-3	0	ns
End of line to next VCK rise/fall	t8	(MDCDISPPRM87.TIM8[7:0] + 1) $x (t3 + t7)$	Т	-	-	-
HCK count for start of pixel data	t9	MDCDISPPRM109.TIM9[7:0]	-	-	-	-
Number of extra HCK counts after end of line data	t10	MDCDISPPRM109.TIM10[7:0]	-	-	-	-
VCK count for start of pixel data	t11	MDCDISPPRM1211.TIM11[7:0]	-	-	-	-
Number of extra VCK counts after last line of data	t12	MDCDISPPRM1211.TIM12[7:0]	-	-	-	-
VCK high/low width for normal display update	t13a	t0 + t2 +	Т	-	-	-
		$[(t3+t7) x (t9+(W/2)+t10+W[0]^{*4}-1)] + t8$				
VCK high width for fast VCK partial update	t13b	MDCDISPPRM1413.TIM13[7:0]	Т	-12	-1	ns
VCK low width for fast VCK partial update				1	12	ns
XRST high width for normal display update and	t14a	t6 + t1 +	Т	-	-	-
partial update with normal VCK		(t13a x (t11 + 2H + t12 - ENBPHASE ^{*5})) +				
		t6				
XRST high width for partial update with	t14b	t6 + t1 + [t13a x (t2 + 2x(E-S+1) + F)] + *6	Т	-	-	-
Fast VCK		[t13b x (2x(H+S-E-1) + t12 - F)] +				
*2	C	t6	11-			
VCOM frequency (50% duty cycle) ⁻²	IVCOM	$\frac{I_{OSC1}}{(4 \times (MDCDISPVCOMDIV[15:0] \pm 1))}$	HZ	-	-	-
VCOM high width	tycomu	$(4 \times (MDCDISPVCOMDIV[15:0] + 1))$	s	-11	-1	ns
<i>θ</i> <i>θ</i>	CVCOMIN	$(2 \text{ x } f_{OSC1})$			-	
VCOM low width	tvcoml	(4 x (MDCDISPVCOMDIV[15:0] + 1)) /	s	1	11	ns
		$(2 \text{ x } f_{OSC1})$		I		

*1 t_{SYSCLK}: System clock period [ns]

*2 f_{OSC1}: OSC1 frequency [Hz]

*3 Output timing of two signals is relative to each other. The Nominal timing depends on register programming and is in units of T, and the T value changes with the system clock frequency (tsyscLk) variations. Assuming no variation in T, the "Variation from Nominal" is the relative gate delay between two output signals which can vary over operating conditions.

*4 W is the panel width in pixels. W[0] is bit 0 of the panel width value.
*5 H is the panel height in pixels. ENBPHASE = 0 if first ENB pulse starts on LSB. ENBPHASE = 1 if first ENB pulse starts on MSB.

*6 H is the panel height in pixels

S is the value of MDCDISPSTARTY[9:0]

E is the value of MDCDISPENDY[9:0]

F is 1 if t11 is odd and 2 if t11 is even



HORIZONTAL TIMING







9.3.2 SPI 1-Bit/3-Bit Panel

Unless otherwise specified: VSS = 0V, DISPVDD=1.8 to 5.5V, VCOMVDD=1.8 to 5.5V, Ta = -40 to 85 °C

				Variation from		
Item	Symbol	Nominal	Unit		Nomina	l
SCLK period	t sclk	(MDCDISPCLKDIV.CLKDIV[7:0] + 1)	ns			
		x tsysclk		Min	Max	Unit
SCLK high time	t sclkh	(((MDCDISPCLKDIV.CLKDIV[7:0] + 1)/2) + 1)	ns	-11	0	ns
		x t _{SYSCLK} *1				
SCLK low time	t sclkl	= (t _{SCLK} - t _{SCLKH})	ns	0	11	ns
SCS rise to first SI data	t0	(MDCDISPCLKDIV.TIM0[7:0] + 1)	t sclk	0	2	ns
Last SI data (SCLK falling edge) to SCS fall	t1	(MDCDISPPRM21.TIM1[7:0] + 1)	tsclk	0	2	ns
Number of "dummy" clocks for data transfer	t2	(MDCDISPPRM21.TIM2[7:0] + 1)	-	-	-	-
period						
MODE bits value: M[7:0], M[0] (LSB) is sent	-	MDCDISPPRM43.TIM3[7:0]	-	-	-	-
first						
Number of MODE bits sent	t4	(MDCDISPPRM43.TIM4[7:0] + 1)	bits	-	-	-
Number of Line Address bits sent	t5	(MDCDISPPRM65.TIM5[7:0] + 1)	bits	-	-	-
Register trigger to SCS high	t6	(MDCDISPPRM65.TIM6[7:0] + 1)	t SCLK	-	-	-
SCLK fall to next SI data	t7	-	ns	0	10	ns
COM frequency (50% duty cycle) $*^2$	fcom	f _{OSC1} /	Hz	-	-	-
		(4 x (MDCDISPVCOMDIV + 1))				

*1 t_{SYSCLK}: System clock period [ns] *2 f_{OSC1}: OSC1 frequency [Hz]

SPI 1-BIT, 3-BIT PANELS



9.3.3 Grayscale Panel

Unless otherwise specified: VSS = 0V, DISPVDD=1.8 to 5.5V, VCOMVDD=1.8 to 5.5V, Ta = -40 to 85 $^{\circ}$ C

				Variation from			
Item	Symbol	Nominal	Unit		Nominal		
Panel Timing unit	Т	(MDCDISPCLKDIV.CLKDIV[7:0] + 1)	ns				
		x t _{SYSCLK} *1		Min	Max	Unit	
XCS/A0/D[7:0] before XWR fall setup	t0	1	Т	-14	1	ns	
XWR low width	t1	1	Т	0	9	ns	
XWR rise to XCS/A0/D[7:0] hold	t2	1	Т	-2	10	ns	
XCS/A0/SD before SCL rise setup	t3	1	Т	0	10	ns	
SCL high time	t4	1	Т	-10	-1	ns	
SCL low time	t5	1	Т	1	10	ns	
Last SCL fall to XCS rise	t6	-	-	0	8	ns	
SCL fall to next data	t7	-	-	0	9	ns	

*1 t_{SYSCLK} : System clock period [ns]



9.3.4 EPD Panel

Unless otherwise specified: VSS = 0V, DISPVDD=1.8 to 5.5V, VCOMVDD=1.8 to 5.5V, Ta = -40 to 85 $^{\circ}$ C

<u>^</u>				Va	Variation from		
Item	Symbol	Nominal	Unit		Nominal		
Panel Timing unit	Т	(MDCDISPCLKDIV.CLKDIV[7:0] + 1)	ns				
		x t _{SYSCLK} *1		Min	Max	Unit	
CSB fall, SDA low-impedance setup before	t0	MDCDISPPRM21.TIM2[7:0] + 1	Т	0	9	ns	
first data, D/C falling edge							
CSB hold after	t1	MDCDISPPRM43.TIM3[7:0] + 1	Т	-7	7	ns	
last data, D/C rising edge, SDA high-impedance							
CSB high pulse width between bytes	t2	MDCDISPPRM21.TIM1[7:0] + 1	Т	-7	0	ns	
Write data setup before SCL rising edge	t3	((MDCDISPCLKDIV.CLKDIV[7:0]+1) / 2)	ns	0	9	ns	
		x tsysclk *1					
SCL high time	t4	((MDCDISPCLKDIV.CLKDIV[7:0] / 2) + 1)	ns	-10	0	ns	
		x tsysclk ^{*1}					
SCL low time	t5	((MDCDISPCLKDIV.CLKDIV[7:0]+1)/2)	ns	0	10	ns	
		X tsysclk *1					

*1 t_{SYSCLK} : System clock period [ns]



9.4 **QSPI** Characteristics

Master Mode

Unless otherwise specified: Master mode, VSS = 0 V, Ta = -40 to 85 °C

Item	Symbol	Condition	VDD	Min.	Тур.	Max.	Unit
QSPICLK cycle time	tscyc		3.0 to 5.5V	100	-	-	ns
			1.8 to 3.0V	160	-	-	ns
QSPICLK High pulse width	tsckh		3.0 to 5.5V	40	-	-	ns
			1.8 to 3.0V	64	-	-	ns
QSPICLK Low pulse width	t SCKL		3.0 to 5.5V	40	-	-	ns
			1.8 to 3.0V	64	-	-	ns
QSDIO[3:0] setup time	tsds		3.0 to 5.5V	30	-	-	ns
			1.8 to 3.0V	50	-	-	ns
QSDIO[3:0] hold time	tsdh		3.0 to 5.5V	10	-	-	ns
			1.8 to 3.0V	10	-	-	ns
QSDIO[3:0] output delay time	tsdo	$C_{L} = 15 \text{ pF}^{*1}$	3.0 to 5.5V	-	-	20	ns
		- 1	1.8 to 3.0V	-	-	30	ns

*1 $C_L = Pin load$

Slave Mode

Unless otherwise specified: Slave mode, VSS = 0 V, Ta = -40 to 85 °C

Item	Symbol	Condition	VDD	Min.	Тур.	Max.	Unit
QSPICLK cycle time	tscyc		3.0 to 5.5V	120	-	-	ns
			1.8 to 3.0V	160	-	-	ns
QSPICLK High pulse width	tsckh		3.0 to 5.5V	48	-	-	ns
			1.8 to 3.0V	64	-	-	ns
QSPICLK Low pulse width	t sckl		3.0 to 5.5V	48	-	-	ns
			1.8 to 3.0V	64	-	-	ns
QSDIO[3:0] setup time	tsds		3.0 to 5.5 V	15	-	-	ns
			1.8 to 3.0V	20	-	-	ns
QSDIO[3:0] hold time	tsdh		3.0 to 5.5V	10	-	-	ns
			1.8 to 3.0V	10	-	-	ns
QSDIO[3:0] output delay time	tsdo	$C_{I} = 15 \text{ pF}^{*1}$	3.0 to 5.5V	-	-	43	ns
		- L - I	1.8 to 3.0V	-	-	56	ns
#QSPISS setup time	t _{SSS}		3.0 to 5.5V	10	-	-	ns
			1.8 to 3.0V	10	-	-	ns
#QSPISS High pulse width	t _{SSH}		3.0 to 5.5 V	48	-	-	ns
			1.8 to 3.0V	64	-	-	ns
QSDIO[3:0] output start time	tsdd	$C_{I} = 15 \text{ pF}^{*1}$	3.0 to 5.5V	-	-	50	ns
-		- L - I	1.8 to 3.0V	-	-	60	ns
QSDIO[3:0] output stop time	t _{SDZ}	$C_{I} = 15 \text{ pF}^{*1}$	3.0 to 5.5V	-	-	50	ns
		- L - I -	1.8 to 3.0V	-	-	60	ns

*1 $C_L = Pin load$

9.5 SPI Characteristics

Master Mode

Unless otherwise specified: Master mode, VSS = 0V, Ta = -40 to 85 °C

Item	Symbol	Condition	VDD	Min.	Тур.	Max.	Unit
SPICLK cycle time	tscyc		3.0 to 5.5V	100	-	-	ns
			1.8 to 3.0V	160	-	-	ns
SPICLK High pulse width	tsckh		3.0 to 5.5V	40	-	-	ns
			1.8 to 3.0V	64	-	-	ns
SPICLK Low pulse width	t sckl		3.0 to 5.5V	40	-	-	ns
			1.8 to 3.0V	64	-	-	ns
SDI setup time	tsds		3.0 to 5.5V	32	-	-	ns
			1.8 to 3.0V	55	-	-	ns
SDI hold time	tsdh		3.0 to 5.5V	10	-	-	ns
			1.8 to 3.0V	10	-	-	ns
SDO output delay time	tsdo	$C_{L} = 15 \text{ pF}^{*1}$	3.0 to 5.5V	-	-	20	ns
		- 1	1.8 to 3.0V	-	-	30	ns

*1 $C_L = Pin load$

Slave Mode

Unless otherwise specified: Slave mode, VSS = 0 V, Ta = -40 to 85 $^{\circ}$ C

Item	Symbol	Condition	VDD	Min.	Тур.	Max.	Unit
SPICLK cycle time	tscyc		3.0 to 5.5 V	100	-	-	ns
			1.8 to 3.0V	160	-	-	ns
SPICLK High pulse width	t SCKH		3.0 to 5.5 V	40	-	-	ns
			1.8 to 3.0V	64	-	-	ns
SPICLK Low pulse width	t SCKL		3.0 to 5.5 V	40	-	-	ns
-			1.8 to 3.0V	64	-	-	ns
SDI setup time	tsds		3.0 to 5.5 V	10	-	-	ns
			1.8 to 3.0V	10	-	-	ns
SDI hold time	tsdh		3.0 to 5.5 V	10	-	-	ns
			1.8 to 3.0V	10	-	-	ns
SDO output delay time	tsdo	$C_{I} = 15 \text{ pF}^{*1}$	3.0 to 5.5 V	-	-	42	ns
		- L - I	1.8 to 3.0V	-	-	60	ns
#SPISS setup time	tsss		3.0 to 5.5 V	10	-	-	ns
			1.8 to 3.0V	10	-	-	ns
#SPISS High pulse width	t _{SSH}		3.0 to 5.5 V	40	-	-	ns
			1.8 to 3.0V	64	-	-	ns
SDO output start time	tsdd	$C_{I} = 15 \text{ pF}^{*1}$	3.0 to 5.5V	-	-	50	ns
			1.8 to 3.0V	-	-	60	ns
SDO output stop time	t _{SDZ}	$C_{I} = 15 \text{ pF}^{*1}$	3.0 to 5.5 V	-	-	50	ns
		- L - F-	1.8 to 3.0V	-	-	60	ns

*1 $C_L = Pin load$

Master and slave modes

SDO



9.6 I2C Characteristics

|--|

Itom	Course has 1	Condition	Standard mode				Unit		
Item	Symbol		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
SCL frequency	fscl		0	-	100	0	-	400	kHz
Hold time (repeated)	thd:sta		4.0	-	-	0.6	-	-	us
START condition *									
SCL Low pulse width	t _{LOW}		4.7	-	-	1.3	-	-	us
SCL High pulse width	thigh		4.0	-	-	0.6	-	-	us
Repeated START condition	tsu:sta		4.7	-	-	0.6	-	-	us
setup time									
Data hold time	thd:dat		0	-	-	0	-	-	us
Data setup time	tsu:dat		250	-	-	100	-	-	us
SDA, SCL rise time	tr		-	-	1,000	-	-	300	us
SDA, SCL fall time	tf		-	-	300	-	-	300	us
STOP condition setup time	t _{SU:STO}		4.0	-	-	0.6	-	-	us
Bus free time	t _{BUF}		4.7	-	-	1.3	-	-	us

* After this period, the first clock pulse is generated.

10. Registers

Registers for the peripherals in the S1D13C00 are located at base address 0x4000_0000 in the Memory Map (address range of 0x4000_0000 to 0x4000_3FFF). Registers are either asynchronous or synchronous. All of the registers, except for the Asynchronous System Registers, are synchronous and require the IOSC oscillator to be turned on to access them. The Asynchronous System Registers (see table below) are accessible from the Host and used to control IOSC. Table 10.1 shows the Registers Set.

The CLGOSC1 and PORTCLK registers have write-protection which is controlled by the SYSPROT register. Please refer to the SYSPROT register for details on how to unprotect before writing to these registers.

All bits marked n/a have no effect when written and always read back 0. All bits marked reserved should not be written.

Register Pg	Register Pg
Asynchronous System Registers	
REG[30E0h] SYSCTRL Register63	REG[30E4h] SYSINTS Register (Read-Only)65
REG[0000h] SYSPROT Register67	REG[0042h] CLGOSC Register67
REG[0046h] CLGOSC1 Register67	REG[004Ch] CLGINTF Register68
REG[004Eh] CLGINTE Register68	REG[0050h] CLGFOUT Register69
REG[0054h] CLGOSC1TRM Register70	
Real-Time Clock (RTC) Registers	
REG[00C0h] RTCCTLL Register70	REG[00C1h] RTCCTLH Register71
REG[00C2h] RTCALM1 Register72	REG[00C4h] RTCALM2 Register72
REG[00C6h] RTCSWCTL Register73	REG[00C8h] RTCSEC Register73
REG[00CAh] RTCHUR Register74	REG[00CCh] RTCMON Register75
REG[00CEh] RTCYAR Register75	REG[00D0h] RTCINTF Register
REG[00D2h] RTCINTE Register77	
GPIO Port Registers	
REG[0200h] PORTP0DAT Register78	REG[0202h] PORTP0IOEN Register78
REG[0204h] PORTP0RCTL Register79	REG[0206h] PORTP0INTF Register79
REG[0208h] PORTP0INTCTL Register80	REG[020Ah] PORTP0CHATEN Register80
REG[020Ch] PORTP0MODSEL Register80	REG[020Eh] PORTP0FNCSEL Register81
REG[0210h] PORTP1DAT Register81	REG[0212h] PORTP1IOEN Register82
REG[0214h] PORTP1RCTL Register82	REG[0216h] PORTP1INTF Register83
REG[0218h] PORTP1INTCTL Register83	REG[021Ah] PORTP1CHATEN Register83
REG[021Ch] PORTP1MODSEL Register	REG[021Eh] PORTP1FNCSEL Register
REG[02E0h] PORTCLK Register85	REG[02E2h] PORTINTFGRP Register85
SPI Registers	
REG[03A0h] T16_1CLK Register86	REG[03A2h] T16_1MOD Register86
REG[03A4h] T16_1CTL Register87	REG[03A6h] T16_1TR Register87
REG[03A8h] T16_1TC Register88	REG[03AAh] T16_1INTF Register
REG[03ACh] T16_1INTE Register88	
REG[03B0h] SPIMOD Register	REG[03B2h] SPICTL Register
REG[03B4h] SPITXD Register90	REG[03B6h] SPIRXD Register
REG[03B8h] SPIINTF Register91	REG[03BAh] SPIINTE Register91

Table 10.1 Registers Set

Register Pg	Register Pg
REG[03BCh] SPITBEDMAEN Register	REG[03BEh] SPIRBFDMAEN Register92
I2C Registers	
REG[03C0h] I2CCLK Register	REG[03C2h] I2CMOD Register93
REG[03C4h] I2CBR Register	REG[03C8h] I2COADR Register93
REG[03CAh] I2CCTL Register	REG[03CCh] I2CTXD Register95
REG[03CEh] I2CRXD Register	REG[03D0h] I2CINTF Register95
REG[03D2h] I2CINTE Register96	REG[03D4h] I2CTBEDMAEN Register
REG[03D6h] I2CRBFDMAEN Register97	
QSPI Registers	
REG[0680h] T16_2CLK Register98	REG[0682h] T16_2MOD Register98
REG[0684h] T16_2CTL Register	REG[0686h] T16_2TR Register99
REG[0688h] T16_2TC Register100	REG[068Ah] T16_2INTF Register 100
REG[068Ch] T16_2INTE Register100	
REG[0690h] QSPIMOD Register100	REG[0692h] QSPICTL Register 102
REG[0694h] QSPITXD Register103	REG[0696h] QSPIRXD Register 103
REG[0698h] QSPIINTF Register103	REG[069Ah] QSPIINTE Register 104
REG[069Ch] QSPITBEDMAEN Register104	REG[069Eh] QSPIRBFDMAEN Register 105
REG[06A0h] QSPIFRLDMAEN Register105	REG[06A2h] QSPIMMACFG1 Register 105
REG[06A4h] QSPIRMADRH Register106	REG[06A6h] QSPIMMACFG2 Register 106
REG[06A8h] QSPIMB Register108	
SND Registers	·
REG[0700h] SNDCLK Register108	REG[0702h] SNDSEL Register 109
REG[0704h] SNDCTL Register110	REG[0706h] SNDDAT Register110
REG[0708h] SNDINTF Register 111	REG[070Ah] SNDINTE Register111
REG[070Ch] SNDEMDMAEN Register 112	
REMC Registers	
REG[0720h] REMCCLK Register 112	REG[0722h] REMCDBCTL Register113
REG[0724h] REMCDBCNT Register 114	REG[0726h] REMCAPLEN Register114
REG[0728h] REMCDBLEN Register 115	REG[072Ah] REMCINTF Register115
REG[072Ch] REMCINTE Register116	
REG[0730h] REMCCARR Register 116	REG[0732h] REMCCCTL Register117
DMA Controller (DMAC) Registers	
REG[1000h] DMACSTAT Register117	REG[1004h] DMACCFG Register118
REG[1008h] DMACCPTR Register118	REG[100Ch] DMACACPTR Register118
REG[1014h] DMACSWREQ Register119	REG[1020h] DMACRMSET Register119
REG[1024h] DMACRMCLR Register120	REG[1028h] DMACENSET Register 120
REG[102Ch] DMACENCLR Register121	REG[1030h] DMACPASET Register 121
REG[1034h] DMACPACLR Register	REG[1038h] DMACPRSET Register 122
REG[103Ch] DMACPRCLR Register	REG[104Ch] DMACERRIF Register
REG[2000h] DMACENDIF Register	REG[2008h] DMACENDIESET Register
REG[200Ch] DMACENDIECLR Register	REG[2010h] DMACERRIESET Register
REG[2014h] DMACERRIECLR Register	

Registers

Register	Pg	Register	Pg
Memory Display Controller (MDC) Registers			
REG[3000h] MDCDISPCTL Register	126	REG[3002h] MDCDISPWIDTH Register	128
REG[3004h] MDCDISPHEIGHT Register	128	REG[3006h] MDCDISPVCOMDIV Register	129
REG[3008h] MDCDISPCLKDIV Register	129	REG[300Ah] MDCDISPPRM21 Register	130
REG[300Ch] MDCDISPPRM43 Register		REG[300Eh] MDCDISPPRM65 Register	131
REG[3010h] MDCDISPPRM87 Register	132	REG[3012h] MDCDISPSTARTY Register	132
REG[3014h] MDCDISPENDY Register	132	REG[3016h] MDCDISPSTRIDE Register	133
REG[3018h] MDCDISPFRMBUFF0 Register	130	REG[301Ah] MDCDISPFRMBUFF1 Register	133
REG[301Ch] MDCTRIGCTL Register	133	REG[301Eh] MDCINTCTL Register	134
REG[3020h] MDCGFXCTL Register	135	REG[3022h] MDCGFXIXCENTER Register	137
REG[3024h] MDCGFXIYCENTER Register	137	REG[3026h] MDCGFXIWIDTH Register	137
REG[3028h] MDCGFXIHEIGHT Register	138	REG[302Ah] MDCGFXOXCENTER Register	139
REG[302Ch] MDCGFXOYCENTER Register	139	REG[302Eh] MDCGFXOWIDTH Register	140
REG[3030h] MDCGFXOHEIGHT Register	140	REG[3032h] MDCGFXXLSCALE Register	140
REG[3034h] MDCGFXXRSCALE Register	141	REG[3036h] MDCGFXYTSCALE Register	141
REG[3038h] MDCGFXYBSCALE Register	141	REG[303Ah] MDCGFXSHEAR Register	
REG[303Ch] MDCGFXROTVAL Register	142	REG[303Eh] MDCGFXCOLOR Register	142
REG[3040h] MDCGFXIBADDR0 Register	143	REG[3042h] MDCGFXIBADDR1 Register	143
REG[3044h] MDCGFXOBADDR0 Register	143	REG[3046h] MDCGFXOBADDR1 Register	143
REG[3048h] MDCGFXISTRIDE Register	144	REG[304Ah] MDCGFXOSTRIDE Register	
REG[304Ch] MDCGFXOWLEFT Register	144	REG[304Eh] MDCGFXOWRIGHT Register	
REG[3050h] MDCGFXOWTOP Register	145	REG[3052h] MDCGFXOWBOT Register	145
REG[3054h] MDCDISPPRM109 Register	145	REG[3056h] MDCDISPPRM1211 Register	146
REG[3058h] MDCDISPPRM1413 Register	146	REG[305Ah] MDCDISPCTL2 Register	147
REG[305Ch] MDCVCNTCOMP Register	147	REG[305Eh] MDCVCNT Register	148
REG[3060h] MDCSCRATCHA0 Register	148	REG[3062h] MDCSCRATCHA1 Register	148
REG[3064h] MDCEPBASEADDR0 Register	148	REG[3066h] MDCEPBASEADDR1 Register	149
REG[3068h] MDCVCOMCLKCTL Register	149	REG[306Ah] MDCEPCTRL Register	149
REG[306Ch] PRODCODE Register	150	REG[306Eh] REVCODE Register	150
REG[3080h] MDCBSTCLK Register		REG[3084h] MDCBSTPWR Register	151
REG[3088h] MDCBSTVMD Register	151		

10.1 Asynchronous System Registers

10.1.1 System Control

REG[30E0h] S	YSCTRL Regis	ster					
Default = XX01	h						R/W
SOFTRST	n/a			IOSCA	J[5:0]		
15	14	13	12	11	10	9	8
n, 7	/a 6	HCKINV 5	IRQPOL 4	IOSCSTA 3	IOSCF0 2	2 bits 1-0 1	IOSCEN 0
bit 15	Soft Rese	et					•
	This bit p All of the Writing 1 This bit is	erforms a softw chip's circuits will reset the c s self-clearing a	vare reset of the are reset excep whip. Writing (and there is no p	e chip. It has the the Host Interformer of the Host Interformer of the has no effect. The heed to write 0 a	ne same effect face circuit. after writing 1.	as a hardware r	eset.
bits 13:8	IOSC Tri These bit This setti	m Adjust Value s set the freque ng affects the o	ncy trimming v scillation frequ	value for the IOS encies (8MHz t	SC internal osc o 20MHz).	illator circuit.	
	IOSCAJ 0x00	[5:0]	IOSC of Low	scillation frequ	ency (20/16/1	2/8MHz)	
	0x3F		High				
	Note: T character that the fr altering th	The initial value istics described requency charac his setting, alwa	of IOSCAJ[5:0 in the "AC Ch cteristics may r ays make sure t)] is adjusted so aracteristics" ch tot be satisfied v hat the IOSC os	that the IOSC hapter can be g when this settir scillator circuit	oscillator circu uaranteed. Be ng is altered. V is inactive.	iit aware When
bit 5	HCK Inv When thi When thi	ert s bit = 0, HCK s bit = 1, HCK	is normal (defa is inverted.	ult).			
bit 4	HIFRQ P When thi When thi	Polarity s bit = 0, HIFR s bit = 1, HIFR	Q polarity is ac Q polarity is ac	tive high (defau tive low.	ılt).		
bit 3	IOSC Sta When thi When thi	ble (read-only) s bit = 0, IOSC s bit = 1, IOSC	is not stable. is stable.				
bits 2:1	IOSC Fre	equency Select	bits [1:0]	auonov Sottin	a		
		Table	10.2 1030 FIE		9		
		IOSC F	requency Sele bits [1:0]	ct Frequen	су		
			00	8MHz (default	:)		
			01	12MHz	:		
			10	16MHz			
			11	20MHz			

bit 0 IOSC Enable When this bit = 0, IOSC is disabled. When this bit = 1, IOSC is enabled (default).

10.1.2 System Interrupts Status

REG[30E4h] S	SYSINTS Regist	ter (Read-Only))				PO		
n/a RTCINT SNDINT DMAINT									
15	14 N	/a 13	12			DIVIAIN I 9			
PORTINT	CLGINT	T16 2INT	OSPIINT						
7									
bit 11	RTC Inter When this When this	rrupt Status s bit = 0, the R s bit = 1, the R	ΓC interrupt is ΓC interrupt is	not active. active.					
bit 10	Sound Generator (SND) Interrupt Status When this bit = 0, the SND interrupt not active. When this bit = 1, the SND interrupt is active.								
bit 9	DMA Co When this When this	ntroller Interrup s bit = 0, the D s bit = 1, the D	pt Status MAC interrupt MAC interrupt	not active. is active.					
bit 8	IR Remot When this When this	te (REMC) Inte s bit = 0, the RI s bit = 1, the RI	errupt Status EMC interrupt EMC interrupt	is not active. is active.					
bit 7	GPIO Por When this When this	rts Interrupt Sta s bit = 0, the G s bit = 1, the G	ttus PIO ports intern PIO ports intern	rupt is not active.	e.				
bit 6	Clock Ge When this When this	nerator (CLG) s bit = 0, the Cl s bit = 1, the Cl	Interrupt Status LG interrupt is LG interrupt is	s not active. active.					
bit 5	I2C Intern When this When this	rupt Status s bit = 0, the I2 s bit = 1, the I2	C interrupt is n C interrupt is a	ot active. ctive.					
bit 4	Memory When this When this	Display Contro s bit = 0, the M s bit = 1, the M	ller (MDC) Int DC interrupt is DC interrupt is	errupt Status not active. active.					
bit 3	16-bit Timer Channel 1 (SPI) Interrupt Status When this bit = 0, the 16-bit Timer Channel 1 (SPI) interrupt is not active. When this bit = 1, the 16-bit Timer Channel 1 (SPI) interrupt is active.								
bit 2	SPI Interrupt Status When this bit = 0, the SPI interrupt is not active. When this bit = 1, the SPI interrupt is active.								
bit 1	16-bit Timer Channel 2 (QSPI) Interrupt Status When this bit = 0, the 16-bit Timer Channel 2 (QSPI) interrupt is not active. When this bit = 1, the 16-bit Timer Channel 2 (QSPI) interrupt is active.								
bit 0	QSPI Inte When this When this	errupt Status s bit = 0, the QS s bit = 1, the QS	SPI interrupt is SPI interrupt is	not active. active.					

10.2 Clock Generator (CLG) Registers

10.2.1 System Protection

REG[0000h] S	SYSPROT Regis	ster							
Default = 0000)h						R/W		
			PROT	bits 15-8					
15	14	13	12	11	10	9	8		
	PROT bits 7-0								
7	6	5	4	3	2	1	0		
bits 15:0	PROT bit	s [15:0]							

bits 15:0

These bits protect some control registers against writing. Write 0x0096 to this register to disable protection. Registers with R/WP designation are protected from writes.

When this register = 0x0096, System protection is disabled. When this register = any value other than 0x0096, System protection is enabled (default).

10.2.2 Oscillation Control

REG[0042h] CLGOSC Register Default = 0000h							
	n/a						
15	14	13	12	11	10	9	8
n/a							n/a
7	6	5	4	3	2	1	0
1 1 1	0001	11					

bit 1

OSC1 enable

When this bit = 0, OSC1 is disabled (default). When this bit = 1, OSC1 is enabled.

10.2.3 OSC1 Control

REG[0046h] C	LGOSC1 Regis	ster					
Default = 5092	h						R/WP
n/a	OSDRB	OSDEN	OSC1BUP	OSC1SELCR		CGI1 bits 2-0	
15	14	13	12	11	10	9	8
INV1B	bits 1-0	INV1N	bits 1-0	n/	′a	OSC1W	Γbits 1-0
7	6	5	4	3	2	1	0
bit 14	OSDRB -	- OSC1 Restart	After Stop Det	tected			
	This bit e	nables the OSC	1 oscillator cir	cuit restart func	tion by the osc	illation stop de	tector
	when OS	C1 oscillation s	top is detected.				
	When this	s bit = 0 , OSC1	restart after ste	op detected is d	isabled.		
	When this	s bit = $1, OSC1$	restart after ste	op detected is e	nabled (default	: restart the OS	C1
	oscillator	circuit when os	scillation stop i	s detected).			
bit 13	OSDEN -	- OSC1 stop de	tection				
	This bit co	ontrols the osci	llation stop det	ector in the OS	C1 oscillator ci	rcuit.	
	When this	s bit = 0 , OSC1	oscillation sto	p detector is off	(default).		
	When this	s bit = $1, OSC1$	oscillation sto	p detector is on			
	NOTE: Furthermoset to 0.	Do not write 1 ore, the CLGOS	to the CLGOSC SC1.OSDEN bi	C1.OSDEN bit I it should be set t	before stabilize to 0 when the C	d OSC1CLK is LGOSC.OSC1	supplied. EN bit is

Registers

bit 12	OSC1BUP - OSC1 Startup Booster When this bit = 0, OSC1 startup booster is disabled. When this bit = 1, OSC1 startup booster is enabled (default: activate booster operation at startup).
bit 11	OSC1SELCR - OSC1 Oscillator Select When this bit = 0, OSC1 is external 32.768kHz crystal oscillator (default). When this bit = 1, OSC1 is internal 32kHz CR oscillator.
bits 10:8	CGI1 bits [2:0] – OSC1 internal gate capacitance These bits set the internal gate capacitance in the OSC1 oscillator circuit. 0x7 is the maximum capacitance value and 0x0 is the minimum capacitance value.
bits 7:6	INV1B bits [1:0] – OSC1 boost startup inverter gain These bits set the oscillation inverter gain that will be applied at boost startup of the OSC1 oscillator circuit. 0x3 is the maximum gain and 0x0 is the minimum gain.
	NOTE: The CLGOSC1.INV1B[1:0] bits must be set to a value equal to or larger than the CLGOSC1.INV1N[1:0] bits.
bits 5:4	INV1N bits [1:0] – OSC1 normal startup inverter gain These bits set the oscillation inverter gain applied at normal operation of the OSC1 oscillator circuit. 0x3 is the maximum gain and 0x0 is the minimum gain.
bits 1:0	OSC1WT bits [1:0] – OSC1 stabilization waitThese bits set the oscillation stabilization waiting time for the OSC1 oscillator circuit.0x3:65,536 clocks0x2:16,384 clocks0x1:4,096 clocks0x0:Reserved

10.2.4 CLG Interrupt Flag

REG[004Ch] C	CLGINTF Regist	ter						
Default = 0000h								
			n	/a				
15	14	13	12	11	10	9	8	
n	/a	OSC1STPIF		n/a		OSC1STAIF	n/a	
7	6	5	4	3	2	1	0	
bit 5	bit 5 OSC1 Oscillation Stop Interrupt When this bit reads 0, no interrupt has occurred When this bit reads 1, Oscillation Stop Interrupt has occurred When this bit is written 0, there is no effect When this bit is written 1, the Oscillation Stop Interrupt flag is cleared							
bit 1	OSC1 Sta When this When this When this When this	bilization Wait s bit reads 0, no s bit reads 1, St s bit is written 0 s bit is written 1	ing Completior interrupt has c abilization Wai), there is no ef I, the Stabilizat	n Interrupt occurred ting Completio fect ion Waiting Co	n Interrupt has mpletion Interr	occurred rupt flag is clea	red	

10.2.5 CLG Interrupt Enable

REG[004Eh] CLGINTE Register	
Default = 0000h	R/W

n/a								
15	14	13	12	11	10	9	8	
n	/a	OSC1STPIE	n/a			OSC1STAIE	n/a	
7	6	5	4	3	2	1	0	
bit 5	OSC1 Os	cillation Stop I	nterrupt Enable	•				
	When this	s bit $= 0$, Oscill	ation Stop Inter	rrupt is disabled	d			

When this bit = 1, Oscillation Stop Interrupt is enabled

10.2.6 CLG FOUT Control

REG[0050h] CLGFOUT Register Default = 0000h R/W								
n/a								
15	14	13	12	11	10	9	8	
n/a	F	OUTDIV bits 2-)	FOUTSR	C bits 1-0	n/a	FOUTEN	
7	6	5	4	3	2	1	0	
bits 6:4 FOUTDIV bits [2:0] – FOUT Clock Division Ratio								

These bits set the FOUT clock division ratio.

bits 3:2 FOUTSRC bits [1:0] – FOUT Clock Source These bits select the FOUT clock source.

	CLGFOUT.FOUTSRC[1:0] bits					
CLGFOUT. FOUTDIV[2:0] bits	0x0	0x1	0x2	0x3		
	IOSCCLK	OSC1CLK	Reserved	SYSCLK		
0x7	1/128	1/32,768	-	Reserved		
0x6	1/64	1/4,096	-	Reserved		
0x5	1/32	1/1,024	-	Reserved		
0x4	1/16	1/256	-	Reserved		
0x3	1/8	1/8	-	Reserved		
0x2	1/4	1/4	-	Reserved		
0x1	1/2	1/2	-	Reserved		
0x0	1/1	1/1	-	1/1		

Table 10.3 FOUT Clock Source and Division Ratio Settings

bit 0

FOUTEN – FOUT Enable This bit controls the FOUT clock external output. When this bit = 0, FOUT output is disabled

When this bit = 0, FOUT output is enabled When this bit = 1, FOUT output is enabled

bit 1 OSC1 Stabilization Waiting Completion Interrupt Enable When this bit = 0, Stabilization Waiting Completion Interrupt is disabled When this bit = 1, Stabilization Waiting Completion Interrupt is enabled

10.2.7 OSC1 Internal Oscillator Trimming

REG[0054h] C Default = 00xx	LGOSC1TRM F	Register					R/WP
n/a							
15	14	13	12	11	10	9	8
n/a OSC1SAJ bits 5-0							
7	6	5	4	3	2	1	0
bits 5:0 OSC1SAJ bits [5:0] – OSC1 Internal Oscillator Frequency Trimming Adjust							
These bits set the frequency trimming value for the OSC1 internal 32kHz oscillator circuit.							circuit.
This setting does not affect the OSC1 crystal oscillation frequency.							

OSC1SAJ[5:0]	OSC1 oscillation frequency (32kHz)
0x00	Low
0x3F	High

Note: The initial value of OSC1SAJ[5:0] is adjusted so that the OSC1 internal oscillator circuit characteristics described in the "AC Characteristics" chapter can be guaranteed. Be aware that the frequency characteristics may not be satisfied when this setting is altered. When altering this setting, always make sure that the OSC1 internal oscillator circuit is inactive.

10.3 Real-Time Clock (RTC) Registers

REG[00C0b] R		ter							
Default = 00h							R/W		
n/a	RTCBSY	RTCHLD	RTC24H	n/a	RTCADJ	RTCRST	RTCRUN		
7	6	5	4	3	2	1	0		
bit 6	RTCBSY	(read-only) – I	RTC Busy						
	This bit in	This bit indicates whether the counter is performing count-up operation or not.							
	When this	When this bit reads 0, the RTC is idle (ready to rewrite real-time clock counter)							
	When this	When this bit reads 1, the RTC performing a count-up operation							
	This bit goes to 1 when performing 1-second count-up, +1 second correction, or 30-second correction. It retains 1 for 1/256 second and then reverts to 0.								
bit 5	RTCHLD – RTC Halt								
	This bit halts the count-up operation of the real-time clock counter.								
	When this	s bit $= 0$, the R	ГС is in normal	operation					
	When this	When this bit = 1, real-time clock counter count-up operation is halted							
	Writing 1 to this bit halts the count-up operation of the RTC counter. This makes it possible to read the counter value correctly without changing the counter. Write 0 to this bit to resume count-up operation immediately after the counter has been read. Depending on these operation timings, the $+1$ second correction may be executed after the count-up operation resumes.								
	NOTE: When the RTCACTLH.RTCTRMBSY bit = 1, the RTCACTLL.RTCHLD bit cannot be rewritten to 1 (is fixed at 0).								

10.3.1 RTC Control (Low Byte)
bit 4	RTC24H – RTC 24-Hour Mode This bit sets the hour counter to 24H mode or 12H mode. When this bit = 0, the hour counter is set to 12H mode When this bit = 1, the hour counter is set to 24H mode
	This selection changes the count range of the hour counter. Note, however, that the counter value is not updated automatically; therefore, it must be programmed again.
	NOTE: Be sure to avoid writing to this bit when the RTCACTLL.RTCRUN bit = 1.
bit 2	RTCADJ – RTC 30-Second Correction Time Adjustment This bit executes the 30-second correction time adjustment function. When this bit is written 1, Execute 30-second correction When this bit is written 0, there is no effect When this bit reads 1, the 30-second correction is executing When this bit reads 0, the 30-second correction has finished (Normal operation)
	Writing 1 to this bit executes 30-second correction and an enabled interrupt occurs even if the RTCACTLL.RTCRUN bit = 0. The correction takes up to $2/256$ seconds. The RTCACTLL.RTCADJ bit is automatically cleared to 0 when the correction has finished.
	NOTES: Be sure to avoid writing to this bit when the RTCACTLL.RTCBSY bit = 1. Do not write 1 to this bit again while the RTCACTLL.RTCADJ bit = 1.
bit 1	RTCRST – RTC Reset This bit resets the 1 Hz counter, the RTCACTLL.RTCADJ bit, and the RTCACTLL.RTCHLD bit. When this bit is written 1, the 1 Hz counter, the RTCACTLL.RTCADJ bit and the RTCACTLL.RTCHLD bit are all reset When this bit is written 0, there is no effect When this bit reads 1, the reset is being executed When this bit reads 0, the reset has finished. (Normal operation)
	This bit is automatically cleared to 0 after reset has finished.
bit 0	RTCRUN – RTC Run This bit starts/stops the real-time clock counter. When this bit is written 1, the RTC is started When this bit is written 0, the RTC is stopped When this bit reads 1, the RTC is running When this bit reads 0, the RTC is idle
	When the real-time clock counter stops counting by writing 0 to this bit, the counter retains the

value when it stopped. Writing 1 to this bit again resumes counting from the value retained.

10.3.2 RTC Control (High Byte)

REG[00C1h] RTCCTLH Register										
Default = 00h R/W										
RTCTRMBSY (RO)			F	RTCTRM bits 6-0)					
7	6	5	4	3	2	1	0			
bit 7	RTCTRM This bit in	IBSY (read-onl ndicates whethe	y) – RTC Trim er the theoretica	ming Busy al regulation is c	currently execu	ted or not.				

	When this bit = 0, theoretical regulation has finished (or is not executing) When this bit = 1, theoretical regulation is executing
	This bit goes 1 when a value is written to the RTCACTLH.RTCTRM[6:0] bits. The theoretical regulation takes up to 1 second for execution. This bit reverts to 0 automatically after the theoretical regulation has finished execution.
bits 6:0	RTCTRM bits [6:0] – RTC Trim Value for Theoretical Regulation Write the correction value for adjusting the 1 Hz frequency to these bits to execute theoretical regulation.
	NOTES: When the RTCACTLH.RTCTRMBSY bit = 1, the RTCACTLH.RTCTRM[6:0] bits cannot be rewritten. Writing 0x00 to the RTCACTLH.RTCTRM[6:0] bits sets the RTCACTLH.RTCTRMBSY bit to 1 as well. However, no correcting operation is performed.

10.3.3 RTC Seconds Alarm

REG[00C2h] R Default = 0000	RTCALM1 Regis	ster					R/W
n/a	n/a RTCSHA bits 2-0			RTCSLA bits 3-0			
15	14	13	12	11	10	9	8
			n	/a			_
7	6	5	4	3	2	1	0
bits 14:12	RTCSHA	bits [2:0]					

bits 11:8 RTCSLA bits [3:0]

The RTCAALM1.RTCSHA[2:0] bits and the RTCAALM1.RTCSLA[3:0] bits set the 10-second digit and 1-second digit of the alarm time, respectively. A value within 0 to 59 seconds can be set in BCD code.

10.3.4 RTC Hour/Minute Alarm

REG[00C4h] R	TCALM2 Regis	ster							
Default = 0000	า						R/W		
n/a	RTCPA	RTCHH/	A bits 1-0		RTCHLA	A bits 3-0			
15	14	13	12	11	10	9	8		
n/a	F	TCMIHA bits 2-	0		RTCMIL	A bits 3-0			
7	6	5	4	3	2	1	0		
bit 14	RTCPA This bit se When this When this This settin	RTCPA This bit sets A.M. or P.M. of the alarm time in 12H mode (RTCACTLL.RTC24H bit = 0). When this bit = 0, P.M. is set When this bit = 1, A.M. is set This setting is ineffective in 24H mode (RTCACTLL.RTC24H bit = 1).							
bits 13:12 bits 11:8	RTCHHA RTCHLA The RTCA digit and mode or 0	RTCHHA bits [1:0] RTCHLA bits [3:0] The RTCAALM2.RTCHHA[1:0] bits and the RTCAALM2.RTCHLA[3:0] bits set the 10-hour digit and 1-hour digit of the alarm time, respectively. A value within 1 to 12 o'clock in 12H mode or 0 to 23 in 24H mode can be set in BCD code.							
bits 6:4 bits 3:0	RTCMIH RTCMIL The RTC	A bits [2:0] A bits [3:0] AALM2.RTCM	IIHA[2:0] bits	and the RTCA	ALM2.RTCMI	LA[3:0] bits set	t the		

10-minute digit and 1-minute digit of the alarm time, respectively. A value within 0 to 59 minutes can be set in BCD code.

10.3.5 RTC Stopwatch Control

REG[00C6h] F	RTCSWCTL Reg	gister									
Default = 0000	h						R/W				
	BCD10	bits 3-0		BCD100 bits 3-0							
15	14	14 13		11	10	9	8				
	n/a	_	SWRST		n/a	_	SWRUN				
7	6	6 5 4 3 2 1									
bits 15:12	BCD10 b	BCD10 bits [3:0] (read-only)									
bits 11:8	BCD100	bits [3:0] (read	-only)								
	The 1/10-	second and 1/1	00-second digi	ts of the stopwa	atch counter car	n be read as a B	CD code				
	from the l	RTCASWCTL	.BCD10[3:0] bi	its and the RTC	ASWCTL.BCI	D100[3:0] bits,					
	respective	ely.									
	NOTE	TT1 (1 (1	1 (1	1.1.1.	. 1					
	NOTE:	The counter va	lue may not be	read correctly	while the stopw	atch counter is	running.				
		ASWCIL.BCL	P10[3:0]/BCD1	00[3:0] bits mu	ist be read twice	e and assume th	e counter				
	value was	read successit	ing if the two r	ead results are	the same.						
bit 4	SWRST -	SWPST Stopwatch Poset									
on 4	This bit re	S in $KSI = Stopwatch KestelThis bit resets the stopwatch counter to 0x00$									
	When this	When this hit is written 1 Reset									
	When this	When this bit is written 0 Ineffective									
	This bit a	lways reads 0	•,								
		5									
	When the	stopwatch cou	nter in running	status is reset,	it continues con	unting from cou	unt 0x00.				
	The stopy	vatch counter r	retains 0x00 if it is reset in idle status.								
bit 0	SWRUN	 Stopwatch R 	un								
	This bit s	This bit starts/stops the stopwatch counter.									
	When this	s bit is written	1, the stopwatcl	h is started							
	When this	s bit is written	0, the stopwatcl	h is stopped							
	When this	s bit reads 1, th	e stopwatch is i	running							
	When this	When this bit reads 0, the stopwatch is idle									
	When the	stopwatch cou	inter stops cour	ting by writing	0 to this bit th	e counter retair	ns the				
	value whe	n it stopped V	Vriting 1 to this	hit again resun	nes counting fr	om the value re	tained				
		in it stopped. V	ining i to tills	on again result	nes counting m		tuilleu.				
	NOTE: 7	NOTE: The stopwatch counter stops in sync with the stopwatch clock after 0 is written to the									
	RTCASW	CTL.SWRUN	bit. Therefore,	the counter val	lue may be incr	emented (+1) f	rom the				

value at writing 0.

10.3.6 RTC Seconds

REG[00C8h] RTCSEC Register											
Default = 0000h											
n/a	RTCSH bits 2-0			RTCSL bits 3-0							
15	14	13	12	11	10	9	8				
RTC1HZ	RTC2HZ	RTC4HZ	RTC8HZ	RTC16HZ	RTC32HZ	RTC64HZ	RTC128HZ				
7	6	5	4	3	2	1	0				
bits 14:12	RTCSH b	oits [2:0]									
bits 11:8	RTCSL b	its [3:0]									
	The RTC.	ASEC.RTCSH	[2:0] bits and th	e RTCASEC.R	TCSL[3:0] bits	are used to set	and read				

the 10-second digit and the 1-second digit of the second counter, respectively. The setting/read values are a BCD code within the range from 0 to 59.

NOTE: Be sure to avoid writing to the RTCASEC.RTCSH[2:0]/RTCSL[3:0] bits while the RTCACTLL.RTCBSY bit = 1.

bit 7	RTC1HZ (read-only)
bit 6	RTC2HZ (read-only)
bit 5	RTC4HZ (read-only)
bit 4	RTC8HZ (read-only)
bit 3	RTC16HZ (read-only)
bit 2	RTC32HZ (read-only)
bit 1	RTC64HZ (read-only)
bit 0	RTC128HZ (read-only)
	1 Hz counter data can be read from these bits.
	The following shows the correspondence between the bit and frequency:
	RTCASEC.RTC1HZ bit: 1 Hz
	RTCASEC.RTC2HZ bit: 2 Hz
	RTCASEC.RTC4HZ bit: 4 Hz
	RTCASEC.RTC8HZ bit: 8 Hz
	RTCASEC.RTC16HZ bit: 16 Hz
	RTCASEC.RTC32HZ bit: 32 Hz
	RTCASEC.RTC64HZ bit: 64 Hz
	RTCASEC.RTC128HZ bit: 128 Hz

NOTE: The counter value may not be read correctly while the 1 Hz counter is running. These bits must be read twice and assume the counter value was read successfully if the two read results are the same.

REG[00CAh]	RTCHUR Regis	ter					DAA
Default = 1200	in			I			R/W
n/a	RTCAP	RTCHH bits 1	-0		RTCHL	bits 3-0	
15	14	13	12	11	10	9	8
n/a		RTCMIH bits 2:0			RTCMIL	bits 3-0	
7	6	5	4	3	2	1	0
bit 14 bits 13:12 bits 11:8	RTCAP – This bit is When this When this In 24H m However, count-up RTCHH t RTCHL b The RTC, read the 1 values are NOTE: RTCACT	RTC AM/PM Setting s used to set and read . s bit = 0, A.M. is seled s bit = 1, P.M. is seled ode (RTCACTLL.RT if the RTCAHUR.RT timing of the hour co bits [1:0] its [3:0] AHUR.RTCHH[1:0] 0-hour digit and the e a BCD code within Be sure to avoid writ LL.RTCBSY bit = 1.	g A.M. or H cted C24H bi CAP bit unter. bits and t 1-hour di the range ing to the	P.M. data in 12F t = 1), this bit i t = 1 when char the RTCAHUR git of the hour from 1 to 12 in e RTCAHUR.R	H mode (RTCA s fixed at 0 and aged to 24H mo .RTCHL[3:0] H counter, respec n 12H mode or TCHH[1:0]/RT	CTLL.RTC24H writing 1 is ign ode, it goes 0 at bits are used to tively. The setti 0 to 23 in 24H CCHL[3:0] bits	I bit = 0). nored. the next set and ng/read mode. while the

10.3.7 RTC Hour/Minute

RTCMIH bits[2:0]
RTCMIL bits [3:0]
The RTCAHUR.RTCMIH[2:0] bits and the RTCAHUR.RTCMIL[3:0] bits are used to set and
read the 10-minute digit and the 1-minute digit of the minute counter, respectively. The
setting/read values are a BCD code within the range from 0 to 59.

NOTE: Be sure to avoid writing to the RTCAHUR.RTCMIH[2:0]/RTCMIL[3:0] bits while the RTCACTLL.RTCBSY bit = 1.

10.3.8 RTC Month/Day

REG[00CCh] RTCMON Register											
Default = 0101	h						R/W				
n/a			RTCMOH		RTCMOL bits 3-0						
15	14	13	12	11	10	9	8				
n/a RTCDH		RTCDH	bits 1-0		RTCDL	bits 3-0					
7	6	5	4	3	2	1	0				
bit 12	RTCMOF	ł									

bits 11:8

RTCMOL bits [3:0]

The RTCAMON.RTCMOH bit and the RTCAMON.RTCMOL[3:0] bits are used to set and read the 10-month digit and the 1-month digit of the month counter, respectively. The setting/read values are a BCD code within the range from 1 to 12.

NOTE: Be sure to avoid writing to the RTCAMON.RTCMOH/RTCMOL[3:0] bits while the RTCACTLL.RTCBSY bit = 1.

bits 5:4 RTCDH bits [1:0]

bits 11:8 RTCDL bits [3:0]

The RTCAMON.RTCDH[1:0] bits and the RTCAMON.RTCDL[3:0] bits are used to set and read the 10-day digit and the 1-day digit of the day counter, respectively. The setting/read values are a BCD code within the range from 1 to 31 (to 28 for February in a common year, to 29 for February in a leap year, or to 30 for April/June/September/November).

NOTE: Be sure to avoid writing to the RTCAMON.RTCDH[1:0]/RTCDL[3:0] bits while the RTCACTLL.RTCBSY bit = 1.

10.3.9 RTC Year/Week

REG[00CEh]	RTCYAR Regist	er					
Default = 0000	h						R/W
n/a						RTCWK bits 2-0	1
15	14	13	12	11	10	9	8
	RTCYH	bits 3-0			RTCYL	bits 3-0	
7	6	5	4	3	2	1	0
bits 10:8	RTCWK[[2:0]					
	These bits	s are used to se	t and read day o	of the week.			
	0x0: Su	nday					
	0x1: Mo	onday					
	0x2: Tue	esday					
	0x3: We	ednesday					
	0x4: The	ursday					
	0x5: Fri	day					
	0x6: Sat	urday					

bits 7:4RTCYH bits [3:0]bits 3:0RTCYL bits [3:0]The RTCAYAR.RTCYH[3:0] bits and the RTCAYAR.RTCYL[3:0] bits are used to set and
read the 10-year digit and the 1-year digit of the year counter, respectively. The setting/read
values are a BCD code within the range from 0 to 99.

NOTE: Be sure to avoid writing to the RTCAYAR.RTCYH[3:0]/RTCYL[3:0] bits while the RTCACTLL.RTCBSY bit = 1.

10.3.10 RTC Interrupt Flag

REG[00D0h] F	RTCINTF Regist	ter					
Default = 0000	h						R/W
RTFTRMIF	SW1IF	SW10IF	SW100IF		n/a		ALARMIF
15	14	13	12	11	10	9	8
T1DAYIF	T1HURIF	T1MINIF	T1SECIF	T1_2SECIF	T1_4SECIF	T1_8SECIF	T1_32SECIF
7	6	5	4	3	2	1	0
bit 15	RTCTRM	1IF					
bit 14	SW1IF						
bit 13	SW10IF						
bit 12	SW100IF	7					
	These bits	s indicate the re	eal-time clock i	nterrupt cause of	occurrence stat	us.	
	When a b	oit reads 1, an ir	nterrupt has occ	urred			
	When a b	it reads 0, no ii	nterrupt has occ	urred			
	When a b	it is written 1,	the flag is clear	ed			
	When a b	it is written 0,	there is no effect	et			
	The follo	wing shows the	e correspondence	e between the	bit and interrup	ıt:	
	RTCAIN	TF.RTCTRMIF	F bit: Theoretica	al regulation co	mpletion interr	upt	
	RTCAIN	TF.SW1IF bit:	Stopwatch 1 Hz	z interrupt	-	-	
	RTCAIN	TF.SW10IF bit	: Stopwatch 10	Hz interrupt			
	RTCAIN	TF.SW100IF bi	it: Stopwatch 1	00 Hz interrupt			
bit 8	ALARM	IF					
bit 7	TIDAYI	F					
bit 6	TIHURI	F					
bit 5	T1MINIF	7					
bit 4	T1SECIF	7					
bit 3	T1 2SEC	CIF					
bit 2	T1 4SEC	CIF					
bit 1	T1 8SEC	CIF					
bit 0	T1 32SE	CIF					
	These bit	s indicate the re	eal-time clock i	nterrupt cause of	occurrence stat	us.	
	When a b	oit reads 1, an ir	nterrupt has occ	urred			
	When a b	it reads 0, no in	nterrupt has occ	urred			
	When a b	it is written 1,	the flag is clear	ed			
	When a b	it is written 0,	there is no effect	et			
	The follo	wing shows the	e correspondence	e between the l	bit and interrur	t:	
	RTCAIN	TF. ALARMIF	bit: Alarm inte	rrupt			
	RTCAIN	TF.T1DAYIF b	it: 1-day interru	lpt			
	RTCAIN	TF.T1HURIF b	it: 1-hour inter	rupt			
	RTCAIN	TF.T1MINIF b	it: 1-minute int	errupt			
	RTCAIN	TF.T1SECIF bi	t: 1-second inte	errupt			
	RTCAIN	TF.T1_2SECIF	bit: 1/2-second	1 interrupt			

RTCAINTF.T1_4SECIF bit: 1/4-second interrupt RTCAINTF.T1_8SECIF bit: 1/8-second interrupt RTCAINTF.T1_32SECIF bit: 1/32-second interrupt

10.3.11 RTC Interrupt Enable

REG[00D2h] R	TCINTE Regist	ter									
Default = 0000	h						R/W				
RTCTRMIE	SW1IE	SW10IE	SW100IE		n/a		ALARMIE				
15	14	13	12	11	10	9	8				
T1DAYIE	T1HURIE	T1MINIE	T1SECIE	T1_2SECIE	T1_4SECIE	T1_8SECIE	T1_32SECIE				
7	6	5	4	3	2	1	0				
bit 15	RTCTRM	RTCTRMIE									
bit 14	SW1IE	SW1IE									
bit 13	SW10IE										
bit 12	SW100IE]									
	These bits	s enable real-ti	me clock interru	ipts.							
	When a b	it = 1, the corre	esponding inter	rupt is enabled							
	When a b	it = 0, the corre	esponding inter	rupt is disabled							
	The felle				L:4 1 :	4.					
		wing snows the	E correspondence	e between the l	bit and interrup	t:					
		1 E.KICIKWIII	Stopwatch 1 H	ai regulation co	mpletion men	upi					
		$\frac{12.5 \text{ W}}{12} \frac{112}{112} \frac{112}{112$	Stopwatch 1 n	Z Interrupt							
		TE.SW101EDR	it: Stopwatch 10	00 Hz interrupt	F						
	KICAIN		n. stopwaten i		L						
hit 8	ALARMI	E									
bit 7	TIDAYI	Ę									
bit 6	TIHURI	-									
bit 5	T1MINIE	2									
bit 4	T1SECIE										
bit 3	T1 2SEC	ΊE									
bit 2	T1_4SEC	ΣIE									
bit 1	T1_8SEC	ΊE									
bit 0	T1_32SE	CIE									
	These bits	s enable real-tin	me clock interru	upts.							
	When a b	it = 1, the corre	esponding inter	rupt is enabled							
	When a b	it = 0, the corre	esponding inter	rupt is disabled							
	The follo	wing shows the	correspondenc	e between the l	bit and interrup	t:					
	RTCAIN	TE.ALARMIE	bit: Alarm inte	rrupt	-						
	RTCAIN	ГЕ.T1DAYIE b	oit: 1-day interr	upt							
	RTCAIN	FE.T1HURIE b	oit: 1-hour inter	rupt							
	RTCAIN	FE.T1MINIE b	it: 1-minute int	errupt							
	RTCAIN	FE.T1SECIE b	it: 1-second int	errupt							
	RTCAIN	TE.T1_2SECIE	E bit: 1/2-secon	d interrupt							
	RTCAIN	TE.T1_4SECIE	E bit: 1/4-secon	d interrupt							
	RTCAIN	TE.T1_8SECIE	E bit: 1/8-secon	d interrupt							
	RTCAIN	FE.T1_32SECI	E bit: 1/32-sec	ond interrupt							

10.4 GPIO Port Registers

10.4.1 Port P0 Data

REG[0200h] P	ORTP0DAT Re	gister								
Default = 0000	h						R/W			
P0OUT[7]	P0OUT[6]	P0OUT[5]	P0OUT[4]	P0OUT[3]	P0OUT[2]	P0OUT[1]	P0OUT[0]			
15	14	13	12	11	10	9	8			
P0IN[7]	P0IN[6]	P0IN[5]	P0IN[4]	P0IN[3]	P0IN[2]	P0IN[1]	P0IN[0]			
7	7 6 5 4 3 2 1 0									
bits 15:8	bits 15:8POOUT[7:0] These bits are used to set data to be output from the GPIO port pins. When a bit = 1, output a high level from the corresponding port pin When a bit = 0, output a low level from the corresponding port pinWhen output is enabled, the port pin outputs the data set here. Although data can be written when output is disabled, it does not affect the pin status. These bits do not affect the outputs when the port is used as a peripheral I/O function.									
bits 7:0	POIN[7:0] The GPIC When a b When a b The port j] (read-only)) port pin status it reads 1, the c it reads 0, the c pin status can b	s can be read or corresponding p corresponding p e read out whe	ut from these bi port pin = high l port pin = low le n input is enabl	ts. level evel ed. When inp	ut is disabled, t	hese bits			

The port pin status can be read out when input is enabled. When input is disabled, these bits are always read as 0. When the port is used for a peripheral I/O function, the input value cannot be read out from these bits.

							-			
REG[0202h] P	ORTPOIOEN R	egister								
Default = 0000	h						R/W			
P0IEN[7]	P0IEN[6]	P0IEN[5]	P0IEN[4]	P0IEN[3]	P0IEN[2]	P0IEN[1]	P0IEN[0]			
15	14	13	12	11	10	9	8			
P0OEN[7]	P0OEN[6]	P0OEN[5]	P0OEN[4]	P0OEN[3]	P0OEN[2]	P0OEN[1]	P0OEN[0]			
7	6	5	4	3	2	1	0			
bits 15:8	P0IEN[7:0]									
	These bits	s enable/disable	e the GPIO port	t input.						
	When a b	it = 1, the corre	esponding GPIC	D port input is e	enabled (the por	rt pin status is i	nput.)			
	When a b	it = 0, the corre	esponding GPIC) port input is c	lisabled (input	data is fixed at	0.)			
			1 0	1 1	× 1		,			
	When bot	th data output a	nd data input a	re enabled, the	pin output statu	is controlled by	this IC			
	can be rea	d. These bits	do not affect the	e input control y	when the port is	used as a perip	heral I/O			
	function.					used as a perip				
	Tunetion									
hits 7.0	POOEN[7	7.01								
010 7.0	These hits	s enable/disable	e the GPIO port	output						
	When a h	it - 1 the corre	esponding GPI) port output is	enabled (data i	s output from t	he nort			
	nin)	n = 1, the content	sponding Of R	port output is	chabled (data l	is output nom t	ne port			
	When a b	it = 0 the corre	sponding GDI) port output is	disabled (the n	ort is placed in	to Hi 7)			
	when a D	n = 0, the cont	sponding OF R	por output is	uisableu (ille p	bit is placed in	(0 III-Z.)			
	Those bit	a do not affact (he output contr	ol when the no	rt is used as a r	aripharal I/O f	unation			
	These bits	s do not affect t	ine output contr	or when the po	it is used as a p	empheral I/O fi	incuon.			

10.4.2 Port P0 I/O Enable

10.4.3 Port P0 Pull-up/down Control

REGI0204h1 P	ORTPORCTL R	eaister								
Default = 0000	h						R/W			
P0PDPU[7]	P0PDPU[6]	P0PDPU[5]	P0PDPU[4]	P0PDPU[3]	P0PDPU[2]	P0PDPU[1]	P0PDPU[0]			
15	14	13	12	11	10	9	8			
P0REN[7]	P0REN[6]	P0REN[5]	P0REN[4]	P0REN[3]	P0REN[2]	P0REN[1]	P0REN[0]			
7	6	5	4	3	2	1	0			
bits 15:8	P0PDPU[[7:0]								
	These bits	s select either th	ne pull-up resist	tor or the pull-d	lown resistor w	hen using a resi	stor built			
	into the p	ort.		-		Ū.				
	When a b	it = 1, the corre	sponding port	pull-up resistor	is selected					
When a bit = 0, the corresponding port pull-down resistor is selected										
bits 7:0	The selec POREN[7 These bits When a b resistor is When a b performed	ted pull-up/dov (:0] s enable/disable it = 1, the correct used) it = 0, the correct d)	vn resistor is en the port pull-u sponding port p sponding port p	abled when the 1p/down contro pull-up/down is pull-up/down is	PORTPORCT 1. s enabled (the b s disabled (no p	L.POREN[x] bi puilt-in pull-up/ pull-up/down co	t = 1. down ontrol is			
	Enabling (PORTPO 1), the PC PORTPOI the pull-u	this function pu IOEN.POOEN DRTPORCTL.P OEN.POIE[x] t p/down control	alls up or down [x] bit = 0). W DREN[x] bit se bit is set and the when the port	the port when then output is entiting is ineffect port is not pultis used as a per	output is disabl nabled (PORTF ive regardless o led up/down. ripheral I/O fun	ed 0IOEN.POOEN of how the These bits do r ction.	J[x] bit =			

10.4.4 Port P0 Interrupt Flag

REG[0206h] P Default = 0000	REG[0206h] PORTPOINTF Register Default = 0000hR/W											
			n	/a								
15	14	13	12	11	10	9	8					
P0IF[7]	P0IF[6]	P0IF[5]	P0IF[4]	P0IF[3]	P0IF[2]	P0IF[1]	P0IF[0]					
7	6	5	4	3	2	1	0					
vits 7:0 POIF[7:0]												

These bits indicate the port input interrupt cause occurrence status.

When a bit reads 1, an interrupt has occurred

When a bit reads 0, no interrupt has occurred

When a bit is written 1, the interrupt flag is cleared

When a bit is written 0, there is no effect

10.4.5 Port P0 Interrupt Control

REG[0208h] P	ORTPOINTCTL	Register								
Default = 0000	h						R/W			
P0EDGE[7]	P0EDGE[6]	P0EDGE[5]	P0EDGE[4]	P0EDGE[3]	P0EDGE[2]	P0EDGE[1]	P0EDGE[0]			
15	14	13	12	11	10	9	8			
P0IE[7]	P0IE[6]	0IE[6] P0IE[5] P0IE[4] P0IE[3] P0IE[2] P0IE[1] P0IE[0]								
7	6	5	4	3	2	1	0			
bits 15:8	P0EDGE	[7:0]								
	These bits	s select the inpu	it signal edge to	o generate a por	rt input interrup	ot.				
	When a b	it = 1, the corre	sponding inter	rupt will occur	at a falling edg	e				
	When a b	it = 0, the corre	esponding inter	rupt will occur	at a rising edge	;				
bits 7:0	P0IE[7:0]									
	These bits	s enable port in	put interrupts.							
	When a b	it = 1, the corre	sponding inter	rupt is enabled						
	When a bit $= 0$, the corresponding interrupt is disabled									
	then a one of the conceptionand interrupt is abability									
	NOTE:	To prevent gen	erating unnece	ssary interrupts	, the correspon	ding interrupt f	lag			
	should be cleared before enabling interrupts.									

10.4.6 Port P0 Chattering Filter Enable

REG[020Ah] PORTP0CHATEN RegisterDefault = 0000hR/W										
	n/a									
15	14	13	12	11	10	9	8			
P0CHATEN[7]	P0CHATEN[6]	P0CHATEN[5]	P0CHATEN[4]	P0CHATEN[3]	P0CHATEN[2]	P0CHATEN[1]	P0CHATEN[0]			
7 6 5 4 3 2 1 0										
hita 7.0	DOCUATI	ENI[7.0]								

bits 7:0 POCHATEN[7:0]

These bits enable/disable the chattering filter function.

When a bit = 1, the corresponding chattering filter is enabled

When a bit = 0, the corresponding chattering filter is bypassed (disabled)

10.4.7 Port P0 Mode Select

REG[020Ch] F Default = 0000	REG[020Ch] PORTP0MODSEL Register Default = 0000h R/W										
	n/a										
15	14	13	12	11	10	9	8				
P0SEL[7]	P0SEL[6]	P0SEL[5]	P0SEL[4]	P0SEL[3]	P0SEL[2]	P0SEL[1]	P0SEL[0]				
7	6	5	4	3	2	1	0				
bits 7:0	its 7:0 POSEL[7:0]										

These bits select whether each port is used for the GPIO function or a peripheral I/O function. When a bit = 1, the corresponding port uses peripheral I/O function

When a bit = 0, the corresponding port uses GPIO function

10.4.8 Port P0 Function Select

REG[020Eh] F	PORTP0FNCSE	L Register					
Default = 0000)h						R/W
P07MUX	X bits 1-0	P06MU>	K bits 1-0	P05MU>	P05MUX bits 1-0		≺ bits 1-0
15	14	13	9	8			
P03MUX	X bits 1-0	P02MU>	K bits 1-0	P01MU>	K bits 1-0	P00MU>	k bits 1-0
7	6	5	4	3	2	1	0
bits 15:14	P07MUX	bits [1:0]					
bits 13:12	P06MUX	bits [1:0]					
bits 11:10	P05MUX	bits [1:0]					
bits 9:8	P04MUX	bits [1:0]					
bits 7:6	P03MUX	bits [1:0]					
bits 5:4	P02MUX	bits [1:0]					
bits 3:2	P01MUX	bits [1:0]					
bits 1:0	POOMUX	bits [1:0]					
	These bits	s select the peri	pheral I/O fund	ction to be assig	gned to each po	ort pin according	g to the
	following	table:	-		· ·	-	-

Table 10.4 P0 Port Group Function Assignment

	P0SEL[x] = 0		P0SEL[x] = 1								
Port		P0xMU	X = 0x0	P0xMU	P0xMUX = 0x1		P0xMUX = 0x2		X = 0x3		
name	GPIO	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin		
P00	P00	SPI	#SPISS	-	-	-	-	_	_		
P01	P01	SPI	SPICLK	-	-	-	-	_	_		
P02	P02	SPI	SDI	-	-	-	-	-	-		
P03	P03	SPI	SDO	-	-	-	-	-	_		
P04	P04	I2C	SCL	-	-	-	-	-	_		
P05	P05	I2C	SDA	-	-	-	-	-	_		
P06	P06	REMC	REMO	-	-	-	-	-	_		
P07	P07	REMC	CLPLS	-	-	-	-	-	-		

10.4.9 Port P1 Data

REG[0210h] PORTP1DAT RegisterDefault = 0000hR/W										
		n	ı/a			P10UT[1]	P1OUT[0]			
15	14	13	12	11	10	9	8			
		n	ı/a			P1IN[1]	P1IN[0]			
7	6	5	4	3	2	1	0			
bits 9:8	PIOUT[1	:0]								

P1OUT[1:0]

These bits are used to set data to be output from the GPIO port pins. When a bit = 1, output a high level from the corresponding port pin When a bit = 0, output a low level from the corresponding port pin

When output is enabled, the port pin outputs the data set here. Although data can be written when output is disabled, it does not affect the pin status. These bits do not affect the outputs when the port is used as a peripheral I/O function.

bits 1:0 P0IN[1:0] (read-only) The GPIO port pin status can be read out from these bits. When a bit reads 1, the corresponding port pin = high level When a bit reads 0, the corresponding port pin = low level

The port pin status can be read out when input is enabled. When input is disabled, these bits are always read as 0. When the port is used for a peripheral I/O function, the input value cannot be read out from these bits.

10.4.10 Port P1 I/O Enable

REG[0212h] P	PORTP1IOEN R	legister									
Default = 0003	3h						R/W				
		n/a	L			P1IEN[1]	P1IEN[0]				
15	14	13	12	11	10	9	8				
		n/a				P10EN[1]	P1OEN[0]				
7	6	5	4	3	2	1	0				
bits 9:8	P1IEN[1	:0]									
	These bit	These bits enable/disable the GPIO port input.									
	When a b	pit = 1, the corres	ponding GPIC	D port input is e	enabled (the poi	rt pin status is i	nput.)				
	When a b	pit = 0, the corres	ponding GPI	D port input is c	lisabled (input	data is fixed at	0.)				
	When bo	th data output an	d data input a	re enabled, the	pin output statu	is controlled by	this IC				
	can be re	ad. These bits de	o not affect the	e input control v	when the port is	used as a perip	heral I/O				
	function.										
bits 1:0	P10EN[1:0]									
	These bit	ts enable/disable	the GPIO port	t output.							
	When a b	pit = 1, the correst	ponding GPIC	O port output is	enabled (data i	s output from t	he port				
	pin.)										
	When a b	pit = 0, the corres	ponding GPIC) port output is	disabled (the p	ort is placed in	to Hi-Z.)				
		1									
	These bit	ts do not affect th	e output conti	ol when the po	rt is used as a p	eripheral I/O f	unction.				
10.4.11 Poi	rt P1 Pull-u	p/down Cont	rol								
REG[0214h] F	PORTP1RCTL F	Register									
Default = 0000)h						R/W				
		n/a				P1PDPU[1]	P1PDPU[0]				
15	14	13	12	11	10	9	8				

		10			10	v	Ŭ
	·	n	/a			P1REN[1]	P1REN[0]
7	6	5	4	3	2	1	0
bits 9:8	P1PDPU These bits into the p When a b When a b The selec	[1:0] s select either th ort. it = 1, the corre- it = 0, the corre- ted pull-up/dov	ne pull-up resis esponding port esponding port vn resistor is er	tor or the pull-d pull-up resistor pull-down resis	lown resistor w is selected stor is selected e PORTP1RCT	hen using a resi L.P1REN[x] bi	istor built it = 1.
bits 1:0	P1REN[1 These bit: When a b resistor is When a b	:0] s enable/disable sit = 1, the correct s used.) sit = 0, the correct	e the port pull- esponding port esponding port	up/down contro pull-up/down is pull-up/down is	ıl. s enabled (the b s disabled (no p	ouilt-in pull-up/ oull-up/down co	'down ontrol is
82		Se	iko Epson C	orporation	S1D13C0	0 Hardware Sp	ecification

performed.)

Enabling this function pulls up or down the port when output is disabled (PORTP1IOEN.P1OEN[x] bit = 0). When output is enabled (PORTP1IOEN.P1OEN[x] bit = 1), the PORTP1RCTL.P1REN[x] bit setting is ineffective regardless of how the PORTP1IOEN.P1IE[x] bit is set and the port is not pulled up/down. These bits do not affect the pull-up/down control when the port is used as a peripheral I/O function.

10.4.12 Port P1 Interrupt Flag

REG[0216h] F Default = 0000	REG[0216h] PORTP1INTF Register Default = 0000h R/W										
			n	ı/a							
15	14	13	12	11	10	9	8				
		n	/a			P1IF[1]	P1IF[0]				
7	6	5	4	3	2	1	0				
bits 1:0	P1IF[1:0]										

These bits indicate the port input interrupt cause occurrence status. When a bit reads 1, an interrupt has occurred When a bit reads 0, no interrupt has occurred When a bit is written 1, the interrupt flag is cleared

When a bit is written 0, there is no effect

10.4.13 Port P1 Interrupt Control

REG[0218h] F	ORTP1INTCTL	Register							
Default = 0000	h						R/W		
			P1EDGE[1]	P1EDGE[0]					
15	14	13	12	11	10	9	8		
		n	/a			P1IE[1]	P1IE[0]		
7 6 5 4 3 2 1 0									
bits 9:8	P1EDGE These bits When a b When a b	[1:0] s select the input it = 1, the correct it = 0, the correct	ut signal edge to esponding intern esponding intern	o generate a por rupt will occur rupt will occur	rt input interrup at a falling edg at a rising edge	ot. e			
bits 1:0	P1IE[1:0] These bits When a b When a b NOTE: should be	s enable port in it = 1, the correct it = 0, the correct To prevent gence cleared before	put interrupts. esponding interr esponding interr erating unneces enabling interr	rupt is enabled rupt is disabled ssary interrupts upts.	, the correspon	ding interrupt f	lag		

10.4.14 Port P1 Chattering Filter Enable

REG[021Ah] PORTP1CHATEN Register Default = 0000h R/W											
	n/a										
15	14	13	12	11	10	9	8				
	n/a P1CHATEN[1] P1CHATEN[0]										
7	6	5	4	3	2	1	0				
bits 1.0	P1CHAT	EN[1.0]									

1111 IIII

These bits enable/disable the chattering filter function.

When a bit = 1, the corresponding chattering filter is enabled When a bit = 0, the corresponding chattering filter is bypassed (disabled)

10.4.15 Port P1 Mode Select

REG[021Ch] F Default = 0000	REG[021Ch] PORTP1MODSEL Register Default = 0000h R/W										
	n/a										
15	14	13	12	11	10	9	8				
	n/a P1SEL[1] P1SEL[0]										
7	6	5	4	3	2	1	0				
1.:4- 1.0	DICEL[1.	.01									

bits 1:0

P1SEL[1:0] These bits select whether each port is use

These bits select whether each port is used for the GPIO function or a peripheral I/O function. When a bit = 1, the corresponding port uses peripheral I/O function When a bit = 0, the corresponding port uses GPIO function

10.4.16 Port P1 Function Select

REG[021Eh] F Default = 0000	PORTP1FNCSE	L Register					R/W
			n	/a			
15	14	13	12	11	10	9	8
	n	/a		P11ML	JX[1:0]	P10MU	JX[1:0]
7	6	5	4	3	2	1	0
bits 3:2	P11MUX	[1:0]					

bits 1:0

P11MUX[1:0] P10MUX[1:0]

These bits select the peripheral I/O function to be assigned to each port pin according to the following table:

Table 10.5 P1 Port Group Function Assignment

	P1SEL[x] = 0		P1SEL[x] = 1								
Port		P1 <i>x</i> MU	P1 <i>x</i> MUX = 0x0 P1 <i>x</i> MUX = 0x1 P1 <i>x</i> MUX = 0x2 P1 <i>x</i> MU								
name	GPIO	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin	Peripheral	Pin		
P10	P10	SND	BZOUT	RTC	RTC1S	-	-	-	-		
P11	P11	SND	#BZOUT	CLG	FOUT	-	-	-	-		

10.4.17 Ports Clock Control

REG[02E0h] F Default = 0000	PORTCLK Regis	ster					R/WP
			n,	/a			
15	14	13	12	11	10	9	8
	CLKDIV	′ bits 3-0			n/a		CLKSRC
7	6	5	4	3	2	1	0
bits 7:4	CLKDIV	bits [3:0]					
	These bits	s select the divi	sion ratio of the	e GPIO operatir	ng clock (chatte	ring filter clock	x) source.
	0x0: 1/1						
	0x1: 1/2						
	0x2: 1/4						
	0x3: 1/8						
	0x4: 1/1	6					
	0x5: 1/3	2					
	0x6: 1/6	54					
	0x7: 1/1	28					
	0x8: 1/2	.56					
	0x9: 1/5	12					
	0xA: 1/1	1,024					
	0xB: 1/2	2,048					
	0xC: 1/4	1,096					
	0xD: 1/8	8,192					
	0xE: 1/1	6,384					
	0xF: 1/3	32,768					
bit 0	CLKSRC This bit so	elect the clock	source of GPIC	(chattering file	ter).		
	When this	s bit = 0, $10SC$ s bit = 1, $0SC1$	is the clock so	urce			

10.4.18 Ports Interrupt Flag Group

REG[02E2h] Default = 000	PORTINTFGRP 0h	Register					RO
			r	n/a			
15	14	13	12	11	10	9	8
			n/a			P1INT	P0INT
7	6	5	4	3	2	1	0
bit 1	P1INT (re	ead only)					
bit 0	POINT (re	ead only)					
	Those bit	a indicate that	Dy nort group i	naludas a nort ti	hat has concret	ad an interment	

These bits indicate that Px port group includes a port that has generated an interrupt. When this bit reads 1, a port has generated an interrupt When this bit reads 0, no port has generated an interrupt

The PORTINTFGRP.PxINT bit is cleared when the interrupt flag for the port that has generated an interrupt is cleared.

10.5 SPI Registers

10.5.1 T16 CH1 Clock Control

REG[03A0h]	T16_1CLK Regi	ster					DAA					
Default = 000	Un						R/W					
15	14	13	12	a 11	10	9	8					
	CLKDIV	' bits 3-0	. –		n/a		CLKSRC					
7	6	5	4	3	2	1	0					
bits 7:4	CLKDIV	bits [3:0]										
	These bits	s select the divi	sion ratio of the	e clock source f	for T16 CH1 (ti	mer for SPI) as	follows:					
IOSC (CLKSRC = 0) OSC1 (CLKSRC = 1)												
	0x0: 1/1			0x0:	1/1							
	0x1: 1/2			0x1:	1/2							
	0x2: 1/4			0x2:	1/4							
	0x3: 1/8			0x3:	1/8							
	0x4: 1/1	6		0x4:	1/16							
	0x5: 1/3	2		0x5:	1/32							
	0x6: 1/6	4		0x6:	1/64							
	0x7: 1/1	28		0x7:	1/128							
	0x8: 1/2	56		0x8:	1/256							
	0x9: 1/5	12		0x9-0x	xF: 1/1							
	0xA: $1/1$	1,024										
	0xB: 1/2	2,048										
	0xC: 1/4	1,096										
	0xD: 1/8	3,192										
	0xE: 1/1	6,384										
	0xF: 1/3	52,768										
bit 0	CLKSRC This bit se	elect the clock s	source of T16 (CH1 (timer for s	SPI).							
	When this	s bit = 0. $IOSC$	is the clock so	irce	SI 1).							
	When this	s bit = 1, OSC1	is the clock so	urce								

10.5.2 T16 CH1 Mode

REG[03A2h]	T16_1MOD Reg	ister							
Default = 0000h									
			n	/a	_				
15	14	13	12	11	10	9	8		
			n/a				TRMD		
7	6	5	4	3	2	1	0		
bit 0	TRMD								
	This bit set	elects the T16 o	operation mode	-					

Seiko Epson Corporation

This bit selects the 116 operation mode. When this bit = 1, T16 is in one-shot mode When this bit = 0, T16 is in repeat mode

10.5.3 T16 CH1 Control

REG Defai	[03A4h] 1 ult = 0000	16_1CTL Regis	ster					R/W		
2010				n/a				PRUN		
	15	14	13	12	11	10	9	8		
			n/	′a		I	PRESET	MODEN		
	7	6	5	4	3	2	1	0		
bit 8		 PRUN This bit starts/stops the timer. When this bit is written 1, starts the timer When this bit is written 0, stops the timer When this bit reads 1, the timer is running When this bit reads 0, the timer is idle By writing 1 to this bit, the timer starts count operations. However, the T16_1CTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. While the timer is running, writing 0 to this bit stops count operations. When the counter stops due to a counter underflow in one-shot mode, this bit is automatically cleared to 0.								
bit 1 PRESET This bit presets the reload data stored in the T16_1TR register to the counter. When this bit is written 1, preset data is loaded to the timer When this bit is written 0, there is no effect When this bit reads 1, loading preset data is in progress When this bit reads 0, loading of preset data has finished or normal operation By writing 1 to this bit, the timer presets the T16_1TR register value to the counter. However, the T16_1CTL.MODEN bit must be set to 1 in conjunction with this bit or it must be set in advance. This bit retains 1 during presetting and is automatically cleared to 0 after presetting										
bit 0		MODEN This bit en When this When this	nables the T16 s bit = 1, T16 C s bit = 0, T16 C	CH1 operations H1 operations H1 operations	s. are enabled (sta are disabled (st	art supplying op op supplying o	perating clock) perating clock)			

10.5.4 T16 CH1 Reload Data

REG[03A6h] T Default = FFF	T16_1TR Regi s Fh	ster					R/W					
			TR bi	ts 15-8								
15	15 14 13 12 11 10 9 8											
			TR b	its 7-0								
7	6	5	4	3	2	1	0					
bits 15:0	TR bits	[15:0]										
	These bits are used to set the initial value to be preset to the counter.											

The value set to this register will be preset to the counter when 1 is written to the T16_1CTL.PRESET bit or when the counter underflows.

10.5.5 T16 CH1 Counter Data

REG[03A8h] Default = FFF	T16_1TC Regis t Fh	ter				REG[03A8h] T16_1TC Register Default = FFFFhRO											
	TC bits 15-8																
15 14 13 12 11 10 9 8																	
			TC bi	ts 7-0													
7	6	5	4	3	2	1	0										
bits 15:0	TC bits [15:0] (read-only	y)														

bits 15:0

The current counter value can be read out from these bits.

10.5.6 T16 CH1 Interrupt Flag

REG[03AAh] Default = 0000	REG[03AAh] T16_1INTF RegisterDefault = 0000hR/W										
n/a											
15	14	13	12	11	10	9	8				
			n/a				UFIF				
7	6	5	4	3	2	1	0				
bit 0	UFIF										

bit 0

This bit indicates the T16 CH1 underflow interrupt cause occurrence status. When this bit reads 1, a T16 CH1 underflow interrupt has occurred When this bit reads 0, no T16 CH1 underflow interrupt has occurred When this bit is written 1, the T16 CH1 underflow interrupt flag is cleared When this bit is written 0, there is no effect

10.5.7 T16 CH1 Interrupt Enable

REG[03ACh] T16_1INTE RegisterDefault = 0000hR/W										
n/a										
15	14	13	12	11	10	9	8			
			n/a				UFIE			
7	6	5	4	3	2	1	0			
bit 0	UFIE									

bit 0

This bit enables T16 CH1 underflow interrupt.

When this bit = 1, the T16 CH1 underflow interrupt is enabled

When this bit = 0, the T16 CH1 underflow interrupt is disabled

NOTE: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

10.5.8 SPI Mode

REG[03B0h] Default = 0700	SPIMOD Regist	er					R/W
	n	/a			CHLN	bits 3-0	
15	14	13	12	11	10	9	8
I	n/a	PUEN	NOCLKDIV	LSBFST	CPHA	CPOL	MST
7	6	5	4	3	2	1	0
bits 11:8	CHLN bi These bit: 0x0: Set 0x1-0xF:	ts [3:0] s set the bit len ting prohibited data bit lengt	gth of transfer c h = (CHLN[3:0	lata as follows:] + 1)			
bit 5	PUEN This bit e When this When this	nables pull-up/ s bit = 1, the in s bit = 0, the in	down of the inp put pins pull-up put pins pull-up	out pins. n/down are enab n/down are disa	bled bled		
bit 4 NOCLKDIV This bit selects SPICLK in master mode. This setting is ineffective in slave mode. When this bit = 1, the SPICLK frequency = CLK_SPI frequency (= 16-bit timer operating clock frequency) When this bit = 0, the SPICLK frequency = 16-bit timer output frequency / 2							rating
bit 3	LSBFST This bit c When this When this	onfigures the d s bit = 1, the da s bit = 0, the da	ata format (inputata format is LS ata format is MS	ut/output permu B first SB first	utation).		
bit 2	СРНА						
bit 1	CPOL These bits	s set the SPI cl	ock phase and p	olarity.			
bit 0	MST This bit se When this When this	ets the SPI ope s bit = 1, the SI s bit = 0, the SI	rating mode (m PI operating mo PI operating mo	aster mode or s de is Master de is Slave	lave mode).		

NOTE: The SPIMOD register settings can be altered only when the SPICTL.MODEN bit = 0.

10.5.9 SPI Control

REG[03B2h] S	REG[03B2h] SPICTL Register										
Default = 0000	Default = 0000h R/W										
			n/	a							
15	14	13	12	11	10	9	8				
		n	/a			SFTRST	MODEN				
7	6	5	4	3	2	1	0				
bit 1	SFTRST										
	This bit is	sues software	reset to SPI.								
	When this	s bit is written	1, a software res	set is issued							
	When this	s bit is written	0, there is no eff	fect							
	When this	s bit reads 1, so	ftware reset is e	executing.							
	When this	s bit reads 0, so	ftware reset has	s finished. (dur	ing normal ope	ration)					

Setting this bit resets the SPI shift register and transfer bit counter. This bit is automatically cleared after the reset processing has finished.

bit 0 MODEN This bit enables the SPI operations. When this bit = 1, SPI operations are enabled (in master mode, the operating clock is supplied.) When this bit = 0, SPI operations are disabled (in master mode, the operating clock is stopped.)

NOTE: If the SPICTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the SPICTL.MODEN bit to 1 again after that, be sure to write 1 to the SPICTL.SFTRST bit as well.

10.5.10 SPI Transmit Data

REG[03B4h] Default = 0000	REG[03B4h] SPITXD Register Default = 0000h R/W											
	TXD bits 15-8											
15	15 14 13 12 11 10 9 8											
			TXD b	its 7-0								
7	7 6 5 4 3 2 1 0											
bits 15:0	TXD bits	[15:0]			·							

bits 15:0

Data can be written to the transmit data buffer through these bits.

In master mode, writing to the upper byte (TXD[15:8], REG[03B5h]) starts data transfer. For a data bit length of less than 9 bits, the upper byte still needs to be written even though only the lower byte value is transmitted.

Transmit data can be written when the SPIINTF.TBEIF bit = 1 regardless of whether data is being output from the SDO pin or not.

Note that the upper data bits that exceed the data bit length configured by the SPIMOD.CHLN[3:0] bits will not be output from the SDO pin.

NOTE: Be sure to avoid writing to the SPITXD register when the SPIINTF.TBEIF bit = 0. Otherwise, transfer data cannot be guaranteed.

10.5.11 SPI Receive Data

REG[03B6h]	SPIRXD Registe	er					
Default = 000	0h						RO
			RXD b	its 15-8			
15	14	13	12	11	10	9	8
			RXD b	oits 7-0			
7	6	5	4	3	2	1	0
bits 15:0	RXD bits	[15:0] (read-o	only)				_

The receive data buffer can be read through these bits. Received data can be read when the SPIINTF.RBFIF bit = 1 regardless of whether data is being input from the SDI pin or not. Note that the upper bits that exceed the data bit length configured by the SPIMOD.CHLN[3:0] bits become 0.

For data bit length less than 9 bits, the upper byte (RXD[15:8], REG[03B7h]) still needs to be read even though only the lower byte value is used to clear the SPIINTF.RBFIF bit.

10.5.12 SPI Interrupt Flag

DECIO2Dahl C		Nr.								
Default = 0001	h	51					R/W			
			n,	/a						
15	14	13	12	11	10	9	8			
BSY		n/a		OEIF	TENDIF	RBFIF	TBEIF			
7	6	5	4	3	2	1	0			
bit 7	BSY (read This bit in When this level) When this	BSY (read-only) This bit indicates the SPI operating status. When this bit reads 1, in master mode transmit/receive is busy, in slave mode #SPISS = low level) When this bit reads 0, the SPI is idle								
bit 3 bit 2 bit 1 bit 0	OEIF TENDIF RBFIF TBEIF These bits When a b When a b When a b When a b The follow SPIINTF. SPIINTF.	s indicate the S it reads 1, the c it reads 0, no ir it is written 1, t it is written 0, t wing shows the OEIF bit: Over TENDIF bit: Rec TPEIE bit: Tra	PI interrupt cau corresponding in interrupt has occ the correspondi there is no effect correspondence run error interr nd-of-transmiss ceive buffer full	ise occurrence s interrupt has occ urred ng interrupt fla et te between the l upt sion interrupt interrupt	status. curred g is cleared bit and interrup	t:				

10.5.13 SPI Interrupt Enable

REG[03BAh] SPIINTE Registe	er							
Default = 000)0h						R/W		
			n	/a					
15	14	10	9	8					
	n/	/a		OEIE	TENDIE	RBFIE	TBEIE		
7	1	0							
bit 3	OEIE								
bit 2	TENDIE								
bit 1	RBFIE								
bit 0	TBEIE								
	These bits	s enable SPI int	errupts.						
	When a b	it = 1, the corre	sponding inter	rupt is enabled					
	When a bi	it = 0, the corre	sponding inter	rupt is disabled					
				-					
	The follow	wing shows the	correspondence	e between the l	bit and interrup	t:			
	SPIINTF.	OEIE bit: Over	run error interr	upt					
	SPIINTF.	TENDIE bit: E	nd-of-transmis	sion interrupt					
	SPIINTF.	RBFIE bit: Rec	eive buffer ful	l interrupt					
	SPIINTF.	TBEIE bit: Tra	nsmit buffer en	npty interrupt					

10.5.14 SPI Transmit Buffer Empty DMA Request Enable

REG[03BCh]	REG[03BCh] SPITBEDMAEN Register Default = 0000h R/W											
n/a												
15	14	13	12	11	10	9	8					
	n/	′a			TBEDMAE	N bits 3-0						
7	6	5	4	3	2	1	0					
bits 3:0	TBEDMA	EN bits [3:0]										

These bits enable the SPI to issue a DMA transfer request to the corresponding DMA channel (Ch.0-Ch.3) when a transmit buffer empty state has occurred.

When a bit = 1, DMA transfer request for the corresponding channel is enabled

When a bit = 0, DMA transfer request for the corresponding channel is disabled

Each bit corresponds to a DMA controller channel.

10.5.15 SPI Receive Buffer Full DMA Request Enable

REG[03BEh] Default = 0000	REG[03BEh] SPIRBFDMAEN Register Default = 0000h R/W										
	n/a										
15	14	13	12	11	10	9	8				
n/a RBFDMAEN bits 3-0											
7	6	5	4	3	2	1	0				
bits 3:0	RBFDMA	AEN bits [3:0]									

RBFDMAEN bits [3:0]

These bits enable the SPI to issue a DMA transfer request to the corresponding DMA channel (Ch.0–Ch.3) when a receive buffer full state has occurred.

When a bit = 1, DMA transfer request for the corresponding channel is enabled When a bit = 0, DMA transfer request for the corresponding channel is disabled

Each bit corresponds to a DMA controller channel.

10.6 I2C Registers

10.6.1 I2C Clock Control

REG[03C0h] 12	2CCLK Registe	r									
Default = 0000	h						R/W				
			n,	/a							
15	14	13	12	11	10	9	8				
n,	/a	CLKDIV	bits 1-0		n/a		CLKSRC				
7	6	5	4	3	2	1	0				
bits 5:4	CLKDIV	bits [1:0]									
	These bits	These bits select the division ratio of the clock source for the I2C as follows:									
	IOSC (C	IOSC (CLKSRC = 0) OSC				(CLKSRC = 1)					
	0x0: 1/1		0x0-0x3: 1/1								
	0x1: 1/2	, ,									
	0x2: 1/4										
	0x3: 1/8	0x3: 1/8									
bit 0	CLKSRC	l ,									
	This bit se	elect the clock	source of the I2	2C.							
92		Se	iko Epson Co	orporation	S1D13C0	0 Hardware Sp	ecification				

When this bit = 0, IOSC is the clock source When this bit = 1, OSC1 is the clock source

10.6.2 I2C Mode

REG[03C2h]	2CMOD Registe	er								
Default = 0000	h	-					R/W			
			n	/a						
15	14	13	12	11	10	9	8			
		n/a	OADR10	GCEN	n/a					
7	6	5	4	3	2	1	0			
bit 2	it 2 OADR10 This bit sets the number of own address bits for slave mode. When this bit = 1, 10-bit address is set When this bit = 0, 7-bit address is set									
bit 1	it 1 GCEN This bit sets whether to respond to master general calls in slave mode or not. When this bit = 1, respond to general calls. When this bit = 0, do not respond to general calls.									

NOTE: The I2CMOD register settings can be altered only when the I2CCTL.MODEN bit = 0.

10.6.3 I2C Baud-Rate

REG[03C4h] I Default = 007F	REG[03C4h] I2CBR RegisterDefault = 007FhR/W										
	n/a										
15	14	13	12	11	10	9	8				
n/a				BRT bits 6-0							
7	6	5	4	3	2	1	0				
bits 6:0	BRT bits	[6:0]									

BRT bits [6:0]

These bits set the I2C transfer rate for master mode.

10.6.4 I2C Own Address

REG[03C8h] I	2COADR Regis	ster							
Default = 0000	h						R/W		
	_	OADR bits 9-8							
15	14	13	12	11	10	9	8		
OADR bits 7-0									
7	6	5	4	3	2	1	0		
bits 9:0	OADR bi	ts [9:0]							
	These bits	s set the own ad	ldress for slave	mode.					
	The I2CC	DADR.OADR[9	0:0] bits are effe	ective in 10-bit	address mode (I2CMOD.OAI	OR10 bit		
	= 1), or the	ne I2COADR.O	ADR[6:0] bits	are effective in	7-bit address r	node			
	(I2CMOI	D.OADR10 bit	= 0).						



NOTE: The I2CBR register settings can be altered only when the I2CCTL.MODEN bit = 0. Be sure to avoid setting the I2CBR register to 0.

10.6.5 I2C Control

REG[03C	Ah] I2CC 0000h	TL Registe	er					R/W
				n,	′a			
15		14	13	12	11	10	9	8
7	n/a	0	MST	TXNACK	TXSTOP	TXSTART	SFTRST	MODEN
/ hit 5		0 MST	5	4	3	2	1	0
on 5		This bit s When thi When thi	elects the I2C of s bit = 1, the I20 s bit = 0, the I20	perating mode. C mode is mast C mode is slave	er e			
bit 4		TXNACI This bit is When thi When thi When thi This bit is	K ssues a request i s bit is written i s bit is written (s bit reads 1, I2 s bit reads 0, a i s automatically	for sending a N l, I2C issues a l), there is no eff C is on standby NACK has been cleared after a	ACK at the nex NACK fect or sending a N n sent. NACK has bee	kt responding. JACK n sent.		
bit 3		TXSTOP This bit is When thi When thi When thi This bit is Specifica	ssues a STOP costs bit is written for some source of the second state of the source of	ondition in mas 1, I2C issues a S 0, there is no ef C is on standby STOP condition cleared when the ed after the ST	ter mode. This STOP condition fect or generating a has been gene he bus free time OP condition ha	bit is ineffectiv h. a STOP conditi rated. e (tBUF defined as been generat	ve in slave mode on d in the I2C ed.	e.
bit 2		TXSTAR This bit is When thi When thi When thi This bit is	T ssues a START s bit is written 1 s bit is written 0 s bit reads 1, 12 s bit reads 0, a s s automatically	condition in ma 1, I2C issues a s 0, there is no ef C is on standby START condition cleared when a	aster mode. Thi START condition fect or generating to on has been ger START condit	s bit is ineffect on. a START condi- herated. ion has been go	ive in slave mo tion enerated.	de.
bit 1		SFTRST This bit is When thi When thi When thi Setting th automatic	ssues software f s bit is written 1 s bit is written (s bit reads 1, an s bit reads 0, I2 his bit resets the cally cleared aft	reset to the I2C. 1, an I2C softwa 0, there is no efficient of the software reserved C software reserved I2C transmit/refer the reset pro-	are reset is issu fect reset is executir thas finished (eceive control c cessing has fini	ed ng. during normal circuit and inter shed.	operation) rupt flags. This	bit is
bit 0		MODEN This bit e When thi When thi	nables the I2C s bit = 1, I2C op s bit = 0, I2C op	operations. perations are en perations are di	abled (the oper sabled (the ope	ating clock is strating clock is	supplied.) stopped.)	

NOTE: If the I2CCTL.MODEN bit is altered from 1 to 0 while sending/receiving data, the data being sent/received cannot be guaranteed. When setting the I2CCTL.MODEN bit to 1 again after that, be sure to write 1 to the I2CCTL.SFTRST bit as well.

10.6.6 I2C Transmit Data

REG[03CCh] Default = 000	l I2CTXD Regist Oh	er					R/W
			n	/a			
15	14	13	12	11	10	9	8
			TXD b	oits 7-0			
7	6	5	4	3	2	1	0
bits 7:0	TXD bits	5 [7:0]					

bits 7:0

Data can be written to the transmit data buffer through these bits. Make sure the I2CINTF.TBEIF bit is set to 1 before writing data.

10.6.7 I2C Receive Data

REG[03CEh] Default = 0000	I 2CRXD Registe Dh	er					RO				
	n/a										
15	14	13	12	11	10	9	8				
	RXD bits 7-0										
7	6	5	4	3	2	1	0				
hits 7.0	RXD bits	[7.0] (read-onl	v)				•				

bits 7:0

The receive data buffer can be read through these bits.

10.6.8 I2C Status and Interrupt Flag

REG[03D0h] 12	CINTF Registe	er					
Default = 0000	י						R/W
	n/a		SDALOW	SCLLOW	BSY	TR	n/a
15	14	13	12	11	10	9	8
BYTEENDIF	GCIF	NACKIF	STOPIF	STARTIF	ERRIF	RBFIF	TBEIF
7	6	5	4	3	2	1	0
bit 12 bit 11 bit 10	SDALOV This bit in When this When this SCLLOW This bit in When this BSY (read This bit in When this When this	V (read-only) ndicates that SI s bit reads 1, SI s bit reads 0, SI V (read-only) ndicates that SC s bit reads 1, SC s bit reads 0, SC d-only) ndicates that the s bit reads 1, th s bit reads 0, th	DA is set to low DA is set to low DA is set to hig CL is set to low CL is set to low CL is set to high e I2C bus is pla e I2C bus is bus e I2C bus is fre	level. / level h level level. level n level ced into busy st	tatus.		

NOTE: Be sure to avoid writing to the I2CTXD register when the I2CINTF.TBEIF bit = 0, otherwise transmit data cannot be guaranteed.

bit 9	TR (read-only) This bit indicates whether the I2C is set in transmission mode or not. When this bit reads 1, I2C is in transmission mode When this bit reads 0, I2C is in reception mode
bit 7	BYTEENDIF
bit 6	GCIF
bit 5	NACKIF
bit 4	STOPIF
bit 3	STARTIF
bit 2	ERRIF
bit 1	RBFIF
bit 0	TBEIF
	These bits indicate the I2C interrupt cause occurrence status.
	When a bit reads 1, the corresponding interrupt has occurred
	When a bit reads 0, no interrupt has occurred
	When a bit is written 1, the corresponding interrupt flag is cleared
	When a bit is written 0, there is no effect
	The following shows the correspondence between the bit and interrupt:
	I2CINTF.BYTEENDIF bit: End of transfer interrupt
	I2CINTF.GCIF bit: General call address reception interrupt
	I2CINTF.NACKIF bit: NACK reception interrupt
	I2CINTF.STOPIF bit: STOP condition interrupt
	I2CINTF.STARTIF bit: START condition interrupt
	I2CINTF.ERRIF bit: Error detection interrupt
	I2CINTF.RBFIF bit: Receive buffer full interrupt

I2CINTF.TBEIF bit: Transmit buffer empty interrupt

10.6.9 I2C Interrupt Enable

REG[03D2h] l	2CINTE Registe	er								
Default = 0000	h						R/W			
			n	/a						
15	14	13	12	11	10	9	8			
BYTEENDIE	GCIE	NACKIE	STOPIE	STARTIE	ERRIE	RBFIE	TBEIE			
7	6	5	4	3	2	1	0			
bit 7	bit 7 BYTEENDIE									
bit 6	GCIE									
bit 5	bit 5 NACKIE									
bit 4 STOPIE										
bit 3 STARTIE										
bit 2	ERRIE									
bit 1	RBFIE									
bit 0	TBEIE									
	These bits	s enable I2C in	terrupts.							
	When a b	it = 1, the corre	esponding inter	rupt is enabled						
	When a b	it = 0, the corre	esponding inter	rupt is disabled						
	The follo I2CINTF. I2CINTF. I2CINTF. I2CINTF. I2CINTF.	wing shows the BYTEENDIE GCIEF bit: Ge NACKIE bit: N STOPIE bit: S' STARTIE bit: S	correspondence bit: End of tran neral call addre NACK receptio TOP condition START condition	the between the less reception interrupt in interrupt interrupt on interrupt	bit and interrup terrupt	t:				

I2CINTF.ERRIE bit: Error detection interrupt I2CINTF.RBFIE bit: Receive buffer full interrupt I2CINTF.TBEIE bit: Transmit buffer empty interrupt

10.6.10 I2C Transmit Buffer Empty DMA Request Enable

REG[03D4h] l 2 Default = 0000	REG[03D4h] I2CTBEDMAEN Register Default = 0000h R/W										
	n/a										
15	14	13	12	11	10	9	8				
	n,	/a		TBEDMAEN bits 3-0							
7	6	5	4	3	2	1	0				

bits 3:0 TBEDMAEN bits [3:0]

These bits enable the I2C to issue a DMA transfer request to the corresponding DMA channel (Ch.0–Ch.3) when a transmit buffer empty state has occurred.

When this bit = 1, DMA transfer request is enabled

When this bit = 0, DMA transfer request is disabled

Each bit corresponds to a DMA controller channel.

10.6.11 I2C Receive Buffer Full DMA Request Enable

REG[03D6h] I Default = 0000	REG[03D6h] I2CRBFDMAEN RegisterDefault = 0000hR/W										
n/a											
15	14	13	12	11	10	9	8				
	n,	/a			RBFDMAE	N bits 3-0					
7 6 5 4 3 2 1 0											
1:4 2.0		TN11 12 01									

bits 3:0

RBFDMAEN bits [3:0]

These bits enable the I2C to issue a DMA transfer request to the corresponding DMA channel (Ch.0–Ch.3) when a receive buffer full state has occurred.

When this bit = 1, DMA transfer request is enabled

When this bit = 0, DMA transfer request is disabled

Each bit corresponds to a DMA controller channel.

10.7 QSPI Registers

10.7.1 T16 CH2 Clock Control

REG[0680h] Default = 000	T16_2CLK Regis	ster					R/W			
			n	/a						
15	14	13	12	11	10	9	8			
	CLKDIV	bits 3-0		n/a			CLKSRC			
7	6	5	4	3	2	1	0			
bits 7:4	CLKDIV	bits [3:0]								
	These bits	s select the divis	sion ratio of the	e clock source	for T16 CH2 (t	imer for QSPI)	as			
follows:										
IOSC (CLKSRC = 0) OSC1 (CLKSRC = 1)										
	0x0: 1/1			0x0:	1/1					
	0x1: 1/2			0x1:	1/2					
	0x2: 1/4			0x2:	1/4					
	0x3: 1/8			0x3:	1/8					
	0x4: 1/1	6		0x4:	1/16					
	0x5: 1/3	2		0x5:	1/32					
	0x6: 1/6	4		0x6: 1/64						
	0x7: 1/1	28 5.5		0x7: 1/128						
	0x8: 1/2	56		0x8:	1/256					
	0x9: 1/5	12		0x9-0	XF: 1/1					
	0XA: 1/1	,024								
	$0 \times B$: 1/2	2,048								
	0xC. 1/4	2 102								
	0xD. 1/c 0xE· 1/1	6 3 8 /								
	0xE: 1/1 0xE: 1/3	2768								
	$0 \times 1^{\circ}$, $1/3$	2,700								
bit 0	CLKSRC This bit se	elect the clock s	source of T16 C	CH2 (timer for	OSPI).					
	When this	bit = 1, OSC1	is the clock so	urce						
	When this	s bit $= 0$, IOSC	is the clock sou	irce						

10.7.2 T16 CH2 Mode

REG[0682h] T Default = 0000	REG[0682h] T16_2MOD Register R/W Default = 0000h R/W											
			r	ı/a								
15	14	13	12	11	10	9	8					
			n/a				TRMD					
7	6	5	4	3	2	1	0					
bit 0	TRMD											
	This hit s	elects the T16 (peration mode	x								

This bit selects the T16 operation mode. When this bit = 1, one-shot mode is selected When this bit = 0, repeat mode is selected

10.7.3 T16 CH2 Control

REG	[0684h] T	16_2CTL Regis	ter						
Defa	ult = 0000	h						R/W	
		1		n/a	l	I		PRUN	
	15	14	13	12	11	10	9	8	
	7	6	n/ 5	a ⊿	2	2	PRESEI	MODEN	
hit 8	1	PRUN	5	4	5	2	I	0	
UII 8	 8 PRUN This bit starts/stops the timer. When this bit is written 1, the timer is started When this bit is written 0, the timer is stopped When this bit reads 1, the timer is running When this bit reads 0, the timer is idle By writing 1 to this bit, the timer starts count operations. However, the T16_2CTL.MODEI bit must be set to 1 in conjunction with this bit or it must be set in advance. While the timer running, writing 0 to this bit stops count operations. When the counter stops due to a country 								
bit 1		underflow PRESET This bit p When this When this When this When this By writin the T16_2 advance. '	y in one-shot ma resets the reload bit is written 1 bit is written 0 bit reads 1, loa bit reads 0, loa g 1 to this bit, th CTL.MODEN This bit retains ed.	ode, this bit is a d data stored in , preset data is), there is no eff ading preset data ading of preset he timer presets bit must be set 1 during preset	the T16_2TR loaded to the c fect ta is in progress data has finish s the T16_2TR to 1 in conjunc- ting and is auto	leared to 0. register to the c counter s ed or normal op register value t ction with this l omatically clear	counter. peration to the counter. H bit or it must be red to 0 after pr	However, e set in esetting	
bit 0		MODEN This bit en When this When this	nables the T16 s bit = 1, T16 C s bit = 0, T16 C	CH2 operations H2 operations H2 operations	s. are enabled (sta are disabled (st	art supplying of op supplying o	perating clock) perating clock)		

10.7.4 T16 CH2 Reload Data

REG[0686h] Default = FFF	T16_2TR Regis Fh	ster					R/W
			TR bit	s 15-8			
15	14	13	12	11	10	9	8
			TR bi	ts 7-0			
7	6	5	4	3	2	1	0
bits 15:0	TR bits	[15:0]					
	These bi	its are used to se	t the initial valu	ie to be preset	to the counter.		
	These bi	its are used to se	t the initial valu	e to be preset	to the counter.		

The value set to this register will be preset to the counter when 1 is written to the T16_2CTL.PRESET bit or when the counter underflows.

10.7.5 T16 CH2 Counter Data

REG[0688h] T16_2TC Register Default = FFFFh R											
			TC bit	s 15-8							
15	14	13	12	11	10	9	8				
			TC bi	ts 7-0							
7	6	5	4	3	2	1	0				
bits 15:0	TC bits [15:0] (read-only	7)								

bits 15:0

The current counter value can be read out from these bits.

10.7.6 T16 CH2 Interrupt Flag

REG[068Ah] T16_2INTF Register Default = 0000h R/V										
n/a										
15 14 13 12 11 10 9										
	n/a									
7	6	5	4	3	2	1	0			
bit 0	UFIF									

This bit indicates the T16 CH2 underflow interrupt cause occurrence status. When this bit reads 1, an underflow interrupt has occurred When this bit reads 0, no interrupt has occurred When this bit is written 1, the underflow interrupt flag is cleared When this bit is written 0, there is no effect

10.7.7 T16 CH2 Interrupt Enable

REG[068Ch] T16_2INTE Register Default = 0000h R/W										
n/a										
15	14	13	12	11	10	9	8			
			n/a				UFIE			
7	6	5	4	3	2	1	0			
bit 0	UFIE									

bit 0

This bit enables T16 CH2 underflow interrupt.

When this bit =1, the underflow interrupt is enabled

When this bit =0, the underflow interrupt is disabled

NOTE: To prevent generating unnecessary interrupts, the corresponding interrupt flag should be cleared before enabling interrupts.

10.7.8 QSPI Mode

REG[0690h] QSPIMOD Register Default = 7700h R/W											
CHDL bits 3-0 CHLN bits 3-0											
15	14	13	12	11	10	9	8				
TMOD	bits 1-0	PUEN	NOCLKDIV	LSBFST	CPHA	CPOL	MST				
7	6	5	4	3	2	1	0				
hite 15.10	CUDI L	12.01									

bits 15:12 CHDL bits [3:0]

These bits set the number of clocks to drive the serial output data lines. This setting is required to output the XIP confirmation bit to Micron Flash memories or to output the mode byte to

	Spansion Flash memories. The data line drive length settings are as follows: Data line drive bit length = $(CHDL[3:0] + 1)$
	These bits must be set to a value smaller than or equal to the QSPIMOD.CHLN[3:0] bit setting.
	NOTE: When using the QSPI in slave mode, the QSPIMOD.CHDL[3:0] bits should be set to the same value as the QSPIMOD.CHLN[3:0] bits.
bits 11:8	CHLN bits [3:0] These bits set the number of clocks for data transfer as follows: 0x0: Setting prohibited 0x1-0xF: number data transfer clocks = (CHLN[3:0] + 1)
bits 7:6	 TMOD bits [1:0] These bits select a transfer mode as follows: 0x0: Single transfer mode The QSPID[1:0] pins are configured as an output pin and input pin, respectively. The QSPID[3:2] pins are not used. 0x1: Dual transfer mode The QSPID[1:0] pins are configured as input or output pins according to the QSPIMOD.DIR bit setting. The QSPID[3:2] pins are not used. 0x2: Quad transfer mode The QSDIOn[3:0] pins are configured as input or output pins according to the QSPI_OD.DIR bit setting. 0x3: Reserved
bit 5	 PUEN This bit enables pull-up/down of the QSPI pins. When this bit = 1, pull-up/down is enabled When this bit = 0, pull-up/down is disabled For the QSPID[3:0] pins, weak pull-ups are enabled by this bit. For the QSPICLK pin, the pull-up or pull-down is enabled by this bit only if QSPI is in slave mode (MST=0); otherwise pull-up/pull-down is disabled in master mode (MST=1). CPOL=1 selects pull-up and CPOL=0 selects pull-down. For the #QSPISS pin, pull-up is enabled by this bit only if QSPI in in slave mode (MST=0); otherwise pull-up is disabled in master mode (MST=1).
bit 4	NOCLKDIV This bit selects QSPICLK in master mode. This setting is ineffective in slave mode. When this bit = 1, QSPICLK frequency = CLK_QSPI frequency (= 16-bit timer operating clock frequency) When this bit = 0, QSPICLK frequency = 16-bit timer output frequency / 2
bit 3	LSBFST This bit configures the data format (input/output permutation). When this bit = 1, the data format is LSB first When this bit = 0, the data format is MSB first
bit 2 bit 1	CPHA CPOL These bits set the QSPI clock phase and polarity.
bit 0	MST This bit sets the QSPI operating mode (master mode or slave mode).

When this bit = 1, the QSPI operating mode is master When this bit = 0, the QSPI operating mode is slave

NOTE: The QSPIMOD register settings can be altered only when the QSPICTL.MODEN bit = 0.

10.7.9 QSPI Control

REG[0	692	h] Q	SPI	CTL Regist	er										
Default	t = 0	004	h							R/W					
1	5		1	11	13	n 12	/a 11	10		8					
	5			n	/a	12	DIR	MSTSSO	SETRST	MODEN					
7	7			6	5	4	3	2	1	0					
bit 3				DIR This bit so QSPIMO When this When this	his bit sets the data transfer direction on the QSPID[3:0] lines when the SPIMOD.TMOD[1:0] bits are set to 1 or 2. Then this bit = 1, the data transfer direction is input Then this bit = 0, the data transfer direction is output										
bit 2	MSTSSO This bit controls and indicates the #QSPISS pin status. When this bit = 1, #QSPISS = high (the device is deselected) When this bit = 0, #QSPISS = low (the device is selected) In memory mapped access mode, the #QSPISS pin is automatically controlled by the internal state machine. Reading this bit allows monitoring of the current #QSPISS pin status at any time.														
bit 1				SFTRST This bit is When this When this When this When this Setting the cleared af	ssues software r s bit is written s bit is written (s bit reads 1, th s bit reads 0, th is bit resets the ter the reset pre-	reset to QSPI. 1, a software re 0, there is no ef e software rese e software rese c QSPI shift reg occessing has fin	set is issued fect t is executing. t has finished (a ister and transfo nished.	during normal o er bit counter. T	operation) This bit is auton	natically					
bit 0				MODEN This bit e When this When this	nables the QSF s bit = 1, QSPI s bit = 0, QSPI	PI operations. operations are operations are	enabled (the op disabled (the oj	perating clock is perating clock is	s supplied) s stopped)						
NOTE:	: I se to	f the ent/1 o wr	e QS recei ite 1	PICTL.MO ved cannot to the QSI	DDEN bit is alt be guaranteed PICTL.SFTRS	ered from 1 to . When setting Γ bit as well.	0 while sending the QSPICTL.N	y/receiving data MODEN bit to 1	a, the data being l again after tha	t, be sure					

10.7.10 QSPI Transmit Data

REG[0694h] Default = 000	QSPITXD Regis t 0h	ter					R/W
			TXD bi	ts 15-8			
15	14	13	12	11	10	9	8
			TXD b	oits 7-0			
7	6	5	4	3	2	1	0
bits 15:0	TXD bits	[15:0]					

bits 15:0

Data can be written to the transmit data buffer through these bits.

In master mode, writing to the upper byte (TXD[15:8], REG[0695h]) starts data transfer. For data bit length of less than 9 bits, the upper byte still needs to be written even though only the lower byte value is transmitted.

Transmit data can be written when the QSPIINTF.TBEIF bit = 1 regardless of whether data is being output from the QSPID[3:0] pins or not.

Note that the upper data bits that exceed the data bit length configured by the QSPIMOD.CHLN[3:0] bits will not be output from the QSPID[3:0] pins.

NOTE: Be sure to avoid writing to the QSPITXD register when the QSPIINTF.TBEIF bit = 0. Otherwise, transfer data cannot be guaranteed.

10.7.11 QSPI Receive Data

REG[0696h] G Default = 0000	SPIRXD Regist	ter					RO
			RXD b	its 15-8			
15	14	13	12	11	10	9	8
			RXD I	oits 7-0			
7	6	5	4	3	2	1	0
bite 15:0	PVD hite	[15:0] (read or	112)				

RXD bits [15:0] (read-only) bits 15:0

The receive data buffer can be read through these bits. Received data can be read when the QSPIINTF.RBFIF bit = 1 regardless of whether data is being input from the QSPID[3:0] pins or not. Note that the upper bits that exceed the data bit length configured by the QSPIMOD.CHLN[3:0] bits become 0.

For data bit length less than 9 bits, the upper byte (RXD[15:8], REG[0697h]) still needs to be read even though only the lower byte value is used to clear the QSPIINTF.RBFIF bit.

10.7.12 QSPI Interrupt Flag

REG[0698h] Default = 0007	QSPIINTF Regis 1h	ter					R/W
			n	/a			
15	14	13	12	11	10	9	8
BSY	MMABSY	n	/a	OEIF	TENDIF	RBFIF	TBEIF
7	6	5	4	3	2	1	0
bit 7	BSY (read	d-only)					

This bit indicates the QSPI operating status.

When this bit reads 1, OSPI transmit/receive is busy

When this bit reads 0, QSPI is idle

bit 6	MMABSY (read-only) This bit indicates the QSPI memory mapped access operating status. When this bit reads 1, the memory mapped access state machine is busy When this bit reads 0, the memory mapped access state machine is idle
bit 3	OEIF
bit 2	TENDIF
bit 1	RBFIF
bit 0	TBEIF
	These bits indicate the QSPI interrupt cause occurrence status.
	When a bit reads 1, the corresponding interrupt has occurred
	When a bit reads 0, no interrupt has occurred
	When a bit is written 1, the corresponding interrupt flag is cleared
	When a bit is written 0, there is no effect
	The following shows the correspondence between the bit and interrupt:
	QSPIINTF.OEIF bit: Overrun error interrupt
	QSPIINTF.TENDIF bit: End-of-transmission interrupt
	QSPIINTF.RBFIF bit: Receive buffer full interrupt
	QSPIINTF.TBEIF bit: Transmit buffer empty interrupt

10.7.13 QSPI Interrupt Enable

REG[069Ah] G	SPIINTE Regis	ter								
Default = 0000	h						R/W			
n/a 15 14 13 12 11 10 9										
15	14	13	12	11	10	9	8			
	n/	n/a OEIE TENDIE RBFIE								
7	6	5	4	3	2	1	0			
bit 3	OEIE									
bit 2	TENDIE									
bit 1	RBFIE									
bit 0	TBEIE									
	These bits	s enable QSPI i	nterrupts.							
	When a b	it = 1, the corre	esponding interr	rupt is enabled						
	When a b	it = 0, the corre	esponding interr	rupt is disabled						
	The follow	wing shows the	correspondenc	e between the l	bit and interrup	t:				
	QSPIINT	F.OEIE bit: Ov	errun error inte	rrupt	-					
	QSPIINT	F.TENDIE bit:	End-of-transm	ission interrupt						

QSPIINTF.RBFIE bit: Receive buffer full interrupt QSPIINTF.TBEIE bit: Transmit buffer empty interrupt

10.7.14 QSPI Transmit Buffer Empty DMA Request Enable

REG[069Ch] Default = 0000	QSPITBEDMAE	N Register					R/W
			n	/a			
15	14	13	12	11	10	9	8
	n	/a		TBEDMAEN bits 3-0			
7	6	5	4	3	2	1	0
bits 3:0	TBEDMA These bits (Ch.0–Ch	AEN bits [3:0] s enable the QS a.3) when a tran	PI to issue a DM	A transfer request the transfer request to the transfe	uest to the correct	esponding DMA	A channel

When a bit is written 1, DMA transfer request is enabled for the corresponding channel

When a bit is written 0, DMA transfer request is disabled for the corresponding channel

Each bit corresponds to a DMA controller channel.

10.7.15 QSPI Receive Buffer Full DMA Request Enable

REG[069Eh] C Default = 0000	SPIRBFDMAE	N Register					R/W		
n/a									
15	14	13	12	11	10	9	8		
	n,	/a			RBFDMAEN bits 3-0				
7	6	5	4	3	2	1	0		

bits 3:0

RBFDMAEN bits [3:0]

These bits enable the QSPI to issue a DMA transfer request to the corresponding DMA channel (Ch.0–Ch.3) when a receive buffer full state has occurred.

When a bit is written 1, DMA transfer request is enabled for the corresponding channel When a bit is written 0, DMA transfer request is disabled for the corresponding channel

Each bit corresponds to a DMA controller channel.

10.7.16 QSPI FIFO Data Ready DMA Request Enable

REG[06A0h] 0 Default = 0000	SPIFRLDMAEI h	N Register					R/W
			n	/a			
15	14	13	12	11	10	9	8
	n	/a			FRLDMAE	N bits 3-0	
7	6	5	4	3	2	1	0

bits 3:0

FRLDMAEN bits [3:0]

These bits enable the QSPI to issue a DMA transfer request to the corresponding DMA channel (Ch.0–Ch.3) when data is prefetched into the FIFO (FIFO data ready). When a bit is written 1, DMA transfer request is enabled for the corresponding channel

When a bit is written 0, DMA transfer request is disabled for the corresponding channel

Each bit corresponds to a DMA controller channel.

10.7.17 QSPI Memory Mapped Access Configuration 1

REG[06A2h] Default = 0000	QSPIMMACFG1 Dh	Register					R/W
			n	/a			
15	14	13	12	11	10	9	8
	n	/a			TCSH	oits 3-0	
7	6	5	4	3	2	1	0
bits 3:0	TCSH bit	ts [3:0]					
	33.71	. 1	1. C	· 1 E 1	11 1	· 1 · / /·	4

When non-sequential reading from a serial Flash memory address, which is not continuous to the previous read address occurs in memory mapped access mode, the #QSPISS signal is negated and reasserted. The new address is sent to the serial Flash memory before reading data. The QSPIMMACFG1.TCSH[3:0] bits specify the period to negate the #QSPISS signal in number of clocks as follows:

#QSPISS inactive period between non-sequential readings = (TCHS[3:0] + 1)

10.7.18 QSPI Remapping Address High Bits

REG[06A4h] Default = 0000	QSPIRMADRH I Dh	Register					R/W
			RMADR I	bits 31-24			
15	14	13	12	11	10	9	8
	RMADR	oits 23-20					
7	6	5	4	3	2	1	0

bits 15:4

RMADR bits [31:20]

These bits specify the high-order 12 bits of the external serial Flash memory area start address (assumed as 32 bits) to be remapped to the system memory area allocated for memory mapped access mode. When the external serial Flash memory is read using the memory mapped access function, the value specified here is added, as an offset, to the relative address in the memory mapped access area to generate the external serial Flash memory address to actually be accessed.

NOTE: Make sure the QSPIMMACFG2.MMAEN = 0 when altering the QSPI_MADRH.RMADR[31:20] bits.



10.7.19 QSPI Memory Mapped Access Configuration 2

SPIMMACFG2	Register					
1						R/W
DUMDL	bits 3-0			DUMLN	R/WDUMLN bits 3-010981-0ADRCYCMMAEN210a lines during the dummy cycle0a lines during the dummy cycle0a lines during the dummy cycle0b memory mapped access mode.Micron Flash memories or toMicron Flash memories or to1line drive length settings are as	
14	13	12	11	10	9	8
0 bits 1-0	DUMTMC	D bits 1-0	ADRTMO	D bits 1-0	ADRCYC	MMAEN
6	5	4	3	2	1	0
DUMDL These bits output wh This settin output the follows: Data line	bits [3:0] s set the numbe nen accessing th ng is required to mode byte to a drive bit length	r of clocks for the external seria to output the XI Spansion Flash the clock cycles =	driving the serial Flash memor P confirmation memories. The (DUMDL[3:0	al data lines dur y in the memor bit to Micron F data line drive] + 1)	ring the dummy y mapped acce 'lash memories e length settings	y cycle ss mode. or to s are as
	DUMDL 14 bits 1-0 6 DUMDL These bits output wh This settin output the follows: Data line	SPIMMACFG2 Register DUMDL bits 3-0 14 13 0 bits 1-0 DUMTMC 6 5 DUMDL bits [3:0] These bits set the numbe output when accessing the	SPIMMACFG2 Register DUMDL bits 3-0 14 13 15 12 16 5 17 0 18 12 19 bits 1-0 10 DUMTMOD bits 1-0 6 5 4 13 10 DUMTMOD bits 1-0 6 5 4 DUMDL bits [3:0] These bits set the number of clocks for output when accessing the external serial serial serial serial serial this setting is required to output the XI output the mode byte to Spansion Flash follows: Data line drive bit length clock cycles =	SPIMMACFG2 Register DUMDL bits 3-0 14 13 12 11 0 bits 1-0 DUMTMOD bits 1-0 ADRTMO 6 5 4 3 DUMDL bits [3:0] These bits set the number of clocks for driving the series output when accessing the external serial Flash memor This setting is required to output the XIP confirmation output the mode byte to Spansion Flash memories. The follows: Data line drive bit length clock cycles = (DUMDL[3:0]	SPIMMACFG2 RegisterDUMDL bits 3-0DUMLN1413121413120 bits 1-0DUMTMOD bits 1-065432DUMDL bits [3:0]These bits set the number of clocks for driving the serial data lines due output when accessing the external serial Flash memory in the memor This setting is required to output the XIP confirmation bit to Micron F output the mode byte to Spansion Flash memories. The data line drive follows: Data line drive bit length clock cycles = (DUMDL[3:0] + 1)	SPIMMACFG2 RegisterDUMDL bits 3-0141312111090 bits 1-0DUMTMOD bits 1-0ADRTMOD bits 1-0ADRCYC654321DUMDL bits [3:0]These bits set the number of clocks for driving the serial data lines during the dummy output when accessing the external serial Flash memory in the memory mapped acceThis setting is required to output the XIP confirmation bit to Micron Flash memories output the mode byte to Spansion Flash memories. The data line drive length settings follows:Data line drive bit length clock cycles = (DUMDL[3:0] + 1)
	These bits must be set to a value smaller than or equal to the QSPIMMACFG2.DUMLN[3:0] bit setting.					
-----------	---					
bits 11:8	DUMLN bits [3:0] These bits set the dummy cycle length in a number of clocks when accessing the external serial Flash memory in the memory mapped access mode as follows: 0x0: Setting prohibited 0x1-0xF: number dummy clock cycles = (DUMLN[3:0] + 1)					
bits 7:6	 DATTMOD bits [1:0] These bits select the transfer mode for the data cycle when accessing the external serial Flash memory in the memory mapped access mode as follows: 0x0: Single transfer mode. QSPID[1:0] pins are used, QSPID[3:2] pins are unused. 0x1: Dual transfer mode. QSPID[1:0] pins are used, QSPID[3:2] pins are unused. 0x2: Quad transfer mode. QSPID[3:0] pins are used. 0x3: Reserved 					
bits 5:4	 DUMTMOD bits [1:0] These bits select the transfer mode for the dummy cycle when accessing the external serial Flash memory in the memory mapped access mode as follows: 0x0: Single transfer mode. QSPID[1:0] pins are used, QSPID[3:2] pins are unused. 0x1: Dual transfer mode. QSPID[1:0] pins are used, QSPID[3:2] pins are unused. 0x2: Quad transfer mode. QSPID[3:0] pins are used. 0x3: Reserved 					
bits 3:2	 ADRTMOD bits [1:0] These bits select the transfer mode for the address cycle when accessing the external serial Flash memory in the memory mapped access mode as follows: 0x0: Single transfer mode. QSPID[1:0] pins are used, QSPID[3:2] pins are unused. 0x1: Dual transfer mode. QSPID[1:0] pins are used, QSPID[3:2] pins are unused. 0x2: Quad transfer mode. QSPID[3:0] pins are used. 0x3: Reserved 					
bit 1	ADRCYC This bit selects the address mode from 24 and 32 bits when accessing the external serial Flash memory in the memory mapped access mode. When this bit = 1, 32-bit address mode (4-byte address cycle) is selected When this bit = 0, 24-bit address mode (3-byte address cycle) is selected					
bit 0	MMAEN This bit enables memory mapped access mode for accessing the external serial Flash memory. When this bit = 1, memory mapped access mode is enabled When this bit = 0, memory mapped access mode is disabled (register access mode)					
	When this bit is altered from 1 to 0, the QSPI sends extra address and dummy cycles to the external serial Flash memory. The address cycle outputs either a three or four-byte address according to the QSPIMMACFG2.ADRCYC bit setting, with all address bits set to 1. The dummy cycle is output according to the QSPIMMACFG2.DUMLN[3:0] and QSPIMMACFG2.DUMDL[3:0] bit settings, with a mode byte for terminating the XIP session of the external serial Flash memory that has been configured using the QSPIMB.XIPEXT[7:0] bits.					

10.7.20 QSPI Mode Byte

REG[06A8h] 0	QSPIMB Regist	er					
Default = 0000)h						R/W
			XIPACT	bits 7-0			
15	14	13	12	11	10	9	8
			XIPEXT	bits 7-0			
7	6	5	4	3	2	1	0
bits 15:8	ts 15:8 XIPACT bits [7:0] These bits configure the mode byte for activating an XIP session of the external serial Flash memory to be accessed in memory mapped access mode.					l Flash	
bits 7:0	XIPEXT These bit memory	bits [7:0] s configure the being accessed i	mode byte for t	erminating the	XIP session of tode.	the external ser	ial Flash

NOTE: In memory mapped access mode, the mode byte is always output from the LSB first. When using a Flash memory that expects the mode byte to be output from the MSB first, write the mode byte to this register in reverse bit order.

10.8 SND Registers

10.8.1 SND Clock Control

REG[0700h] S	NDCLK Regist	er					
Default = 0000	h						R/W
n/a							
15	14	13	12	11	10	9	8
n/a		CLKDIV bits 2-0			n/a		
7	6	5	4	3	2	1	0
bits 6:4 CLKDIV bits [2:0]							
	These bit	s select the divi	sion ratio of the	e clock source	for SND (Soun	d Generator) as	s follows:

These bits select the	uivision ratio or t	The clock source for a	SND (Sound Generator) as 10110 w

OSC1 (CLKSRC = 1) 0x0 - 0x7: 1/1

IOSC	C(CLKSRC = 0)
0x0:	1/16
0x1:	1/32
0x2:	1/64
0x3:	1/128
0x4:	1/256
0x5:	1/512
0x6:	Reserved
0x7:	Reserved



10.8.2 SND Select

REG[0702h] SNDSEL Register Default = 0000h R/W							
n/a				STIM bits 3-0			
15	14	13	12	11	10	9	8
n/a				SINV	MODSE	L bits 1-0	
7	6	5	4	3	2	1	0

bits 11:8

STIM bits [3:0]

These bits select a tempo (when melody mode is selected) or a one-shot buzzer output duration (when one-shot buzzer mode is selected).

Table 10.6	Tempo/One	Shot Buzzer	Output.	Duration	Selections	(CLK	SND =	32,768Hz.
			r			(

SNDSEL.STIM[3:0]	Tempo (= Quarter note/minute)	One-shot buzzer output duration (ms)
0xF	30	250.0
0xE	32	234.4
0xD	34.3	218.8
0xC	36.9	203.1
0xB	40	187.5
0xA	43.6	171.9
0x9	48	156.3
0x8	53.3	140.6
0x7	60	125.0
0x6	68.6	109.4
0x5	80	93.8
0x4	96	78.1
0x3	120	62.5
0x2	160	46.9
0x1	240	31.3
0x0	480	15.6

NOTE: Be sure to avoid altering these bits when SNDINTF.SBSY bit = 1.

bit 2	SINV					
	This bit selects an output pin drive mode.					
	When this bit = 1, normal drive mode is selected					
	When this bit = 0 , direct drive mode is selected					
bits 1:0	MODSEL bits [1:0]					
	These bits select a sound output mode.					
	0x0: Normal buzzer mode					
	0x1: One-shot buzzer mode					
	0x2: Melody mode					

0x3: Reserved

10.8.3 SND Control

REG[0704h] \$	SNDCTL Registe	ər					R/W
			n/a				SSTP
15	14	13	12	11	10	9	8
	·		n/a				MODEN
7	6	5	4	3	2	1	0
bit 8	SSTP						
	This bit st	tops sound out	tuc				

When this bit is written 1, sound output is stopped When this bit is written 0, there is no effect When this bit reads 1, a stop is in process When this bit reads 0, stop process has completed/idle

The SNDCTL.SSTP bit is used to stop buzzer output in normal buzzer mode. After 1 is written, this bit is cleared to 0 when the sound output has completed. Also in one-shot buzzer mode/melody mode, writing 1 to this bit can forcibly terminate the sound output.

bit 0 MODEN

This bit enables the SND operations. When this bit = 1, SND operations are enabled (the operating clock is supplied) When this bit = 0, SND operations are disabled (the operating clock is stopped)

10.8.4 SND Data

REG[0706h] S Default = 00FF	NDDAT Registe	ər					R/W
MDTI	MDRS		SLEN bits 5-0				
15	14	13	12	11	10	9	8
SFRQ bits 7-0							
7	6	5	4	3	2	1	0
This register functions as a sound buffer. Writing data to the upper byte ([15:8] REG[0707b]) starts sound output							

This register functions as a sound buffer. Writing data to the upper byte ([15:8], REG[0707h]) starts sound output. Therefore, the lower byte should be written before the upper byte.

bit 15	MDTI This bit specifies a tie or slur (continuous play with the previous note) in melody mode. When this bit = 1, tie/slur is enabled When this bit = 0, tie/slur is disabled
	This bit is ignored in normal buzzer mode/one-shot buzzer mode.
bit 14	MDRS This bit selects the output type in melody mode from a note or a rest . When this bit = 1, output type is rest When this bit = 0, output type is note
	When a rest is selected, the BZOUT pin goes low and the #BZOUT pin goes high during the output duration. This bit is ignored in normal buzzer mode/one-shot buzzer mode.
bits 13:8	SLEN bits [5:0] These bits select a duration (when melody mode is selected) or a buzzer signal duty ratio (when normal buzzer mode/one-shot buzzer mode is selected).

bits 7:0 SFRQ bits [7:0] These bits select a scale (when melody mode is selected) or a buzzer signal frequency (when normal buzzer mode/one-shot buzzer mode is selected).

NOTES:

In normal buzzer mode/one-shot buzzer mode, only the low-order 6 bits (SNDDAT.SFRQ[5:0] bits) are effective within the SNDDAT.SFRQ[7:0] bits. Always set the SNDDAT.SFRQ[7:6] bits to 0x0. The SNDDAT register allows 16-bit data writing only. Data writings in 8-bit size will be ignored.

10.8.5 SND Interrupt Flag

REG[0708h] S	NDINTF Regist	er					
Default = 0002	h						R/W
			n/a				SBSY
15	14	13	12	11	10	9	8
		n,	/a			EMIF	EDIF
7	6	5	4	3	2	1	0
bit 8	SBSY (re	ad-only)					
	This bit ir	ndicates the sou	nd output statu	s.			
	When this	s bit reads 1, so	und is being ou	ıtput			
	When this	s bit reads 0, so	und is idle				
bit 1	EMIF (rea Sound bu When this When this This bit is	ad-only) ffer empty inter s bit reads 1, th s bit reads 0, no s cleared by wri	rrupt status. e interrupt has o interrupt has c ting the SNDD	occurred occurred AT register.			
bit 0	EDIF Sound ou When this When this When this	tput completion s bit reads 1, th s bit reads 0, no s bit is written 3 s bit is written 0	n interrupt statu e interrupt has o interrupt has o l, the interrupt), there is no ef	s. occurred occurred flag is cleared fect			

10.8.6 SND Interrupt Enable

REG[070Ah] S	SNDINTE Regis	ter					
Default = 0002	h						R/W
			n	/a	_		
15	14	13	12	11	10	9	8
	n/a					EMIE	EDIE
7	6	5	4	3	2	1	0
bit 1	EMIE						
bit 0	EDIE						
	These bits	s enable SND i	nterrupts.				
	When a b	it = 1, he corre	sponding interr	upt is enabled			
When a bit $= 0$, the corresponding interrupt is disabled							
	The follo	wing shows the	correspondence	e between the	bit and interrup	it:	
	SNDINT	E.EMIE bit: So	und buffer emp	oty interrupt			
	SNDINT	E.EDIE bit: So	und output com	pletion interrup	pt		

10.8.7 SND Buffer Empty DMA Request Enable

REG[070Ch] \$ Default = 0000	SNDEMDMAEN Dh	Register					R/W	
			n/	′a				
15	14	13	12	11	10	9	8	
	n/	/a			EMDMAEN bits 3-0			
7	6	5	4	3	2	1	0	
bits 3:0	EMDMA	EN bits [3:0]						

These bits enable the SND to issue a DMA transfer request to the corresponding DMA channel (Ch.0-Ch.3) when the sound buffer empty state has occurred.

When a bit is written 1: DMA transfer request is enabled for the corresponding channel When a bit is written 0: DMA transfer request is disabled for the corresponding channel

Each bit corresponds to a DMA controller channel.

10.9 REMC Registers

10.9.1 REMC Clock Control

REG[0720h] F Default = 0000	REMCCLK Regi	ster					R/W
			n	/a			
15	14	13	12	11	10	9	8
	CLKDIV bits 3-0 n/a				CLKSRC		
7	6	5	4	3	2	1	0
bits 7:4	CLKDIV	bits [3:0]					

bits 7:4

These bits select the division ratio of the clock source for REMC (IR remote control transmitter) as follows:

IOSC	C(CLKSRC = 0)
0x0:	1/1
0x1:	1/2
0x2:	1/4
0x3:	1/8
0x4:	1/16
0x5:	1/32
0x6:	1/64
0x7:	1/128
0x8:	1/256
0x9:	1/512
0xA:	1/1,024
0xB:	1/2,048
0xC:	1/4,096
0xD:	1/8,192
0xE:	1/16,384
0xF:	1/32,768

OSC1 (CLKSRC = 1)

0x0:	1/1
0x1:	1/2
0x2:	1/4
0x3:	1/8
0x4:	1/16
0x5:	1/32
0x6:	1/64
0x7:	1/128
0x8:	1/256
0x9-0	xF: 1/1

bit 0 CLKSRC This bit select the clock source of PEM

This bit select the clock source of REMC (IR remote control transmitter). When this bit = 0, IOSC is the clock source When this bit = 1, OSC1 is the clock source

NOTE: The REMCCLK register settings can be altered only when the REMCDBCTL.MODEN bit = 0.

10.9.2 REMC Data Bit Counter Control

REG[072 Default =	22h] RE = 0000h	MCDBCTL Re	gister					R/W
			n,	/a			PRESET	PRUN
15		14	13	12	11	10	9	8
		n/a		REMOINV	BUFEN	TRMD	REMCRST	MODEN
7		6	5	4	3	2	1	0
bit 9		PRESET This bit re for carrier When this When this When this Before the This bit is REMCDE	esets the interna generation). bit is written bit is written bit reads 1, re bit reads 0, re counter can be cleared to 0 af BCTL.REMCR	Il counters (16- 1, internal coun), there is no ef setting is in pro- setting has finis e reset using thi ter the counter ST bit.	bit counter for o ters are reset fect gress shed or normal s bit, the REMO reset operation	data signal gene operation CDBCTL.MOI has finished or	eration and 8-bi DEN bit must be when 1 is writt	t counter e set to 1. een to the
bit 8		PRUN This bit st and 8-bit o When this When this When this	arts/stops coun counter for carr bit is written (bit is written (bit reads 1, co bit reads 0, co	ting by the inter rier generation) I, counting is st O, counting is st punting is in pro- punters are idle	rnal counters (1 arted copped ogress	6-bit counter fo	or data signal ge	eneration
		Before the 1. While operations is automat	e counter can st the counter is s. When the co tically cleared	art counting by running, writin ounter stops by to 0.	this bit, the RE g 0 to the REM occurrence of a	MCDBCTL.M IC3BCTL.PRU a compare DB in	ODEN bit must N bit stops cou 1 one-shot mod	be set to nt e, this bit
bit 4		REMOIN This bit in When this When this	V everts the REM b bit = 1, the RI b bit = 0, the RI	O output signa EMO output sig EMO output sig	l. mal is inverted mal is non-inve	erted		
bit 3		BUFEN This bit er When this When this	hables or disab bit = 1, the co bit = 0, the co	les the compare mpare buffers a mpare buffers a	e buffers. are enabled are disabled			
NOTE:	The R	EMCDBCTL.	BUFEN bit m	ust be set to 0 v	when setting the	e data signal du	ty and cycle for	the first

time.

bit 2	TRMD This bit selects the operation mode of the 16-bit counter for data signal generation. When this bit = 1, the operation mode is one-shot mode When this bit = 0, the operation mode is repeat mode
bit 1	 REMCRST This bit issues software reset to the REMC. When this bit is written 1, a software reset is issued When this bit is written 0, there is no effect When this bit reads 1, the software reset is executing. When this bit reads 0, the software reset has finished (during normal operation) Setting this bit resets the REMC internal counters and interrupt flags. This bit is automatically cleared after the reset processing has finished.
NOTE: After t	he data signal is output in one-shot mode, set the REMCDBCTL.REMCRST bit to 1.
bit 0	MODEN This bit enables the REMC operations. When this bit = 1, REMC operations are enabled (the operating clock is supplied) When this bit = 0, REMC operations are disabled (the operating clock is stopped)

NOTE: If the REMCDBCTL.MODEN bit is altered from 1 to 0 while sending data, the data being sent cannot be guaranteed. When setting the REMCDBCTL.MODEN bit to 1 again after that, be sure to write 1 to the REMCDBCTL.REMCRST bit as well.

10.9.3 REMC Data Bit Counter

REG[0724h]		legister					
Default = 0000	Dh						RO
			DBCNT	bits 15-8			
15	14	13	12	11	10	9	8
			DBCN	Γbits 7-0			
7	6	5	4	3	2	1	0
bits 15:0	DBCNT	bits [15:0] (read	d-only)				
	The curre	ent value of the	16-bit counter	for data signal g	generation can b	e read out thro	ugh these
	bits.				-		-

10.9.4 REMC Data Active Pulse Length

REG[0726h] F	EMCAPLEN Re	egister						
Default = 0000	h						R/W	
			APLEN	bits 15-8				
15	14	13	12	11	10	9	8	
	APLEN bits 7-0							
7	6	5	4	3	2	1	0	

For this register, the lower byte should be written first followed by the upper byte.

bits 15:0APLEN bits [15:0]
These bits set the active pulse length of the data signal (high period when the
REMCDBCTL.REMOINV bit = 0 or low period when the REMCDBCTL.REMOINV bit = 1).
The REMO pin output is set to the active level from the 16-bit counter for data signal
generation = 0x0000 and it is inverted to the inactive level when the counter exceeds the
REMCAPLEN.APLEN[15:0] bit-setting value. The data signal duty ratio is determined by

this setting and the REMCDBLEN.DBLEN[15:0] bit-setting. Before this register can be rewritten, the REMCDBCTL.MODEN bit must be set to 1.

10.9.5 REMC Data Bit Length

REG[0728h] F Default = 0000	REMCDBLEN RO	egister					R/W		
			DBLEN	bits 15-8					
15	14	13	12	11	10	9	8		
	DBLEN bits 7-0								
7	6	5	4	3	2	1	0		

For this register, the lower byte should be written first followed by the upper byte.

bits 15:0 DBLEN bits [15:0] These bits set the data length of the data signal (length of one cycle). A data signal cycle begins with the 16-bit counter for data signal generation = 0x0000 and ends when the counter exceeds the REMCDBLEN.DBLEN[15:0] bit-setting value. Before this register can be rewritten, the REMCDBCTL.MODEN bit must be set to 1.

10.9.6 REMC Status and Interrupt Flag

REG[072Ah] RE	MCINTF Regi	ster									
Default = 0000h							R/W				
		n/a			DBCNTRUN	DBLENBSY	APLENBSY				
15	14	13	12	11	10	9	8				
		n	/a	_		DBIF	APIF				
7	6	5	4	3	2	1	0				
bit 10	DBCNTR	UN (read-only	7)								
	This bit in	ndicates whethe	er the 16-bit co	unter for data s	ignal generation	n is running or	not.				
	When this	s bit reads 1, th	e counter is rui	nning (counting)						
	When this	s bit reads 0, th	e counter is idl	e							
	This bit ca	an be cleared b	y writing 1 to t	he REMCDBC	TL.REMCRST	bit.					
1			CC 1			1					
bit 9	DBLENB	DBLENBSY (read-only, effective when REMCDBCTL.BUFEN bit = 1)									
	This bit in	dicates whethe	er the value wr	tten to the REN	ACDBLEN.DB	LEN[15:0] bits	18				
	transferre	transferred to the KEWUDBLEN buffer or not.									
	When this	When this bit reads 1, the transfer to the REMODBLEN buffer has not completed.									
	when this	s bit reads 0, th	e transfer to the	E REMUCUBLE	in duffer has co	inpleted.					
	While this	s bit is set to 1,	writing to the	REMCDBLEN	.DBLEN[15:0]	bits has no effe	ect.				
bit 8	APLENB	APLENBSY (read-only, effective when REMCDBCTL.BUFEN bit = 1)									
	This bit in	This bit indicates whether the value written to the REMCDBLEN.DBLEN[15:0] bits is									
	transferre	d to the REMC	DBLEN buffer	r or not.							
	When this	s bit reads 1 (R): Transfer to	the REMCDBI	LEN buffer has	not completed.					
	When this	s bit reads 0 (R): Transfer to	the REMCDBI	LEN buffer has	completed.					
	While this	s bit is set to 1,	writing to the	REMCDBLEN	.DBLEN[15:0]	bits has no effe	ect.				
bit 1	DBIF										
bit 0	APIF										
	These bits	s indicate the R	EMC interrunt	cause occurrer	ice status.						
	When this	s bit reads 1. th	e correspondin	g interrupt has	occurred						
	When this	s bit reads 0, no	o interrupt has	occurred							

When this bit is written 1, the corresponding interrupt flag is cleared When this bit is written 0, there is no effect

The following shows the correspondence between the bit and interrupt: **REMCINTF.DBIF** bit: Compare DB interrupt REMCINTF.APIF bit: Compare AP interrupt

These interrupt flags are also cleared to 0 when 1 is written to the REMCDBCTL.REMCRST bit.

10.9.7 REMC Interrupt Enable

REG[072Ch]	REMCINTE Reg	jister					
Default = 000	0h						R/W
			ŗ	n/a		_	
15	14	13	12	11	10	9	8
	_	r	n/a	_		DBIE	APIE
7	6	5	4	3	2	1	0
bit 1	DBIE						
bit 0	APIE						

bit 0

These bits enable REMC interrupts.

When this bit = 1, the corresponding interrupt is enabled

When this bit = 0, the corresponding interrupt is disabled

The following shows the correspondence between the bit and interrupt: **REMCINTE.DBIE** bit: Compare DB interrupt REMCINTE.APIE bit: Compare AP interrupt

10.9.8 REMC Carrier Waveform

REG[0730h]	REMCCARR Re	gister					
Default = 000	= 0000h						
			CRDTY	′ bits 7-0			
15	14	13	12	11	10	9	8
			CRPER	t bits 7-0			
7	6	5	4	3	2	1	0
bits 15:8	These bit The carri is inverte value. Th REMCC.	bits [7:0] es set the high l er signal is set ed to low level he carrier signa ARR.CRPER[7	evel period of th to high level fro when the counte l duty ratio is de 7:0] bit-setting.	ne carrier sign om the 8-bit co er exceeds the etermined by t	al. ounter for carrier REMCCARR.C his setting and th	generation = 0x RDTY[7:0] bit ae	:00 and it -setting
bits 7:0	CRPER t These bit A carrier the count	bits [7:0] ts set the carrie signal cycle be ter exceeds the	r signal cycle. gins with the 8-1 REMCCARR.C	bit counter for CRPER[7:0] b	carrier generatio it-setting value.	n = 0x00 and er	nds when

10.9.9 REMC Carrier Modulation Control

REG[0732h] R Default = 0000	REMCCCTL Reg h	gister					R/W
			n/a				OUTINVEN
15	14	13	12	11	10	9	8
			n/a				CARREN
7	6	5	4	3	2	1	0
bit 8	This bit i When thi When thi	nverts the REM is bit = 1, REM is bit = 0, REM	O output polar O output polari O output polari	ity. ty is inverted ty is non-invert	ted		
bit 0	CARREN This bit e When thi When thi	N enables carrier r is bit = 1, carrie is bit = 0, carrie	nodulation. r modulation is r modulation is	enabled disabled (outp	ut data signal o	nly)	

NOTE: When carrier modulation is disabled, the REMCDBCTL.REMOINV bit should be set to 0.

10.10 DMA Controller (DMAC) Registers

10.10.1 DMAC Status

REG[1000h] D Default = 0003	MACSTAT Regi 0000h	ister					RO
			n/	/a			
31	30	29	28	27	26	25	24
	n/a				CHNLS bits 4-0		
23	22	21	20	19	18	17	16
			n/	a			
15	14	13	12	11	10	9	8
	STATE	bits 3-0			n/a		MSTENSTAT
7	6	5	4	3	2	1	0
bits 7:4	Number of STATE bi These bits 0x0: Idle 0x1: Con 0x2: Tra 0x3: Tra 0x4: Tra 0x5: Tra 0x6: Sta 0x7: Con 0x8: Tra 0x8: Tra 0x9: Tra 0x4: Per	of channels imp ts [3:0] (read-or s indicates the le ntrol data is beinsfer source en nsfer destination nsfer data is beinsfer data is beinsfer data is beindby for transfintrol data is beinsfer has been nsfer has been	lemented = CH only) DMA transfer so ng read of pointer is bei on end pointer is bing read bing written er request to be ng written suspended bleted	INLS + 1 = 4. tatus. ng read s being read cleared			

bit 0 MSTENSTAT (read-only) This bit indicates the DMA controller status. When this bit reads 1, the DMA controller is operating. When this bit reads 0, the DMA controller is idle.

10.10.2 DMAC Configuration

REG[1004h] DMACCFG Register

Default = 0000	0000h						WO
			n	/a			
31	30	29	28	27	26	25	24
			n	/a			
23	22	21	20	19	18	17	16
			n,	/a			
15	14	13	12	11	10	9	8
			n/a				MSTEN
7	6	5	4	3	2	1	0

bit 0

MSTEN (write-only)

This bit enables the DMA controller.

When this bit is written 1, the DMA controller is enabled When this bit is written 0, the DMA controller is disabled

10.10.3 DMAC Control Data Base Pointer

REG[1008h] D	MACCPTR Reg	gister					R/M/
Delault - 0000	000011						10,00
			CPTR b	oits 31-24			
31	30	29	28	27	26	25	24
			CPTR b	oits 23-16			
23	22	21	20	19	18	17	16
			CPTR I	bits 15-8			
15	14	13	12	11	10	9	8
CPTR bit 7			CPT	R bits 6-0 (read	l only)		
7	6	5	4	3	2	1	0

bits 31:0 CPTR bits [31:0]

These bits set the leading address of the data structure. CPTR[31:7] are writable. CPTR[6:0] are read-only.

10.10.4 DMAC Alternate Control Data Base Pointer

REG[100Ch]	MACACPTR R	egister					
Default = 0000	0000h						RO
			ACPTR I	oits 31-24		_	
31	30	29	28	27	26	25	24
			ACPTR I	oits 23-16			
23	22	21	20	19	18	17	16
			ACPTR	bits 15-8		_	
15	14	13	12	11	10	9	8
			ACPTR	bits 7-0			
7	6	5	4	3	2	1	0

bits 31:0

ACPTR bits [31:0] (read-only) These bits show the alternate data structure base address.

10.10.5 DMAC Software Request

REG[1014h] D Default = 0000	REG[1014h] DMACSWREQ RegisterDefault = 0000000hWO										
			n	/a							
31	30	29	28	27	26	25	24				
	n/a										
23	22	21	20	19	18	17	16				
			n	/a							
15	14	13	12	11	10	9	8				
n/a SWREQ bits 3-0											
7	6	5	4	3	2	1	0				

bits 3:0

SWREQ bits [3:0] (write-only)

These bits issue a software DMA transfer request to the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, a software DMA transfer request is issued for the corresponding channel

When a bit is written 0, there is no effect

10.10.6 DMAC Request Mask Set

REG[1020h] D Default = 0000	MACRMSET R 0000h	egister					R/W
			n	/a			
31	30	29	28	27	26	25	24
			n	/a			
23	22	21	20	19	18	17	16
			n	/a			
15	14	13	12	11	10	9	8
	n	/a			RMSET	bits 3-0	
7	6	5	4	3	2	1	0
1: 20		· · · · · · · · · · · · · · · · · · ·					

bits 3:0

RMSET bits [3:0]

These bits mask DMA transfer requests from peripheral circuits to the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, the corresponding DMA transfer requests are masked from peripheral circuits

When a bit is written 0, there is no effect

When a bit reads 1, the corresponding DMA transfer requests from peripheral circuits have been disabled.

When a bit reads 0, the corresponding DMA transfer requests from peripheral circuits have been enabled.

10.10.7 DMAC Request Mask Clear

REG[1024h] D Default = 0000	EG[1024h] DMACRMCLR Register Default = 0000000h WO										
			n	/a							
31	30	29	28	27	26	25	24				
n/a											
23	22	21	20	19	18	17	16				
			n	/a							
15	14	13	12	11	10	9	8				
	n/a RMCLR bits 3-0										
7	6	5	4	3	2	1	0				

bits 3-0

RMCLR[3:0] (write-only)

These bits cancel the mask state of DMA transfer requests from peripheral circuits to the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel. When a bit is written 1, cancel mask state of DMA transfer requests from peripheral circuits (the DMACRMSET register is cleared to 0) When a bit is written 0, there is no effect

10.10.8 DMAC Enable Set

REG[1028h] D Default = 0000	MACENSET Re 0000h	egister					R/W
			n	/a			
31	30	29	28	27	26	25	24
			n	/a			
23	22	21	20	19	18	17	16
			n	/a			
15	14	13	12	11	10	9	8
	n,	/a			ENSET	bits 3-0	
7	6	5	4	3	2	1	0
1.1. 2.0							

bits 3-0

ENSET[3:0]

These bits enable each DMAC channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, the corresponding DMAC channel is enabled

When a bit is written 0, there is no effect

When a bit reads 1, the corresponding DMAC channel is enabled When a bit reads 0, the corresponding DMAC channel is disabled

These bits are cleared after the DMA transfer has completed.

10.10.9 DMAC Enable Clear

REG[102Ch] D efault = 0000	MACENCLR R 0000h	egister					WO			
			n	/a						
31	30	29	28	27	26	25	24			
	n/a									
23	22	21	20	19	18	17	16			
			n	/a						
15	14	13	12	11	10	9	8			
	n,	/a			ENCLR	bits 3-0				
7	6	5	4	3	2	1	0			

bits 3-0

ENCLR[3:0] (write-only)

These bits disable each DMAC channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, the corresponding DMAC channel is disabled (the DMACENSET register is cleared to 0.)

When a bit is written 0, there is no effect

10.10.10 DMAC Primary-Alternate Set

REG[1030h] D Default = 0000	MACPASET Re 0000h	egister					R/W	
			n	/a				
31	30	29	28	27	26	25	24	
n/a								
23	22	21	20	19	18	17	16	
			n,	/a				
15	14	13	12	11	10	9	8	
n/a				PASET bits 3-0				
7	6	5	4	3	2	1	0	
1:4 2 0		01						

bits 3-0

PASET[3:0]

These bits enable the alternate data structures for the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, alternate data structure is enabled for the corresponding DMA channel When a bit is written 0, there is no effect

When a bit reads 1, The alternate data structure has been enabled for the corresponding DMA channel

When a bit reads 0, The primary data structure has been enabled for the corresponding DMA channel

10.10.11 DMAC Primary-Alternate Clear

REG[1034h] D		egister							
Default = 00000000h									
			n	/a					
31	30	29	28	27	26	25	24		
n/a									
23	22	21	20	19	18	17	16		
			n	/a					
15	14	13	12	11	10	9	8		
n/a				PACLR bits 3-0					
7	6	5	4	3	2	1	0		

bits 3-0

PACLR[3:0] (write-only)

These bits disable the alternate data structures for the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, the alternate data structure is disabled for the corresponding DMA channel (The DMACPASET register is cleared to 0.) When a bit is written 0, there is no effect

10.10.12 DMAC Priority Set

REG[1038h] D Default = 0000	MACPRSET Re	egister					R/W	
			n	/a				
31	30	29	28	27	26	25	24	
n/a								
23	22	21	20	19	18	17	16	
			n	/a				
15	14	13	12	11	10	9	8	
n/a					PRSET	bits 3-0		
7	6	5	4	3	2	1	0	
bits 3-0	PRSET[3	:0]						

These bits increase the priority of the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, the priority of the corresponding DMA channel is increased When a bit is written 0, there is no effect

When a bit reads 1, the priority of the corresponding DMA channel = High

When a bit reads 0, the priority of the corresponding DMA channel = Normal

10.10.13 DMAC Priority Clear

REG[103Ch] DMACPRCLR Register Default = 0000000h									
			n	/a					
31	30	29	28	27	26	25	24		
n/a									
23	22	21	20	19	18	17	16		
			n	/a					
15	14	13	12	11	10	9	8		
n/a				PRCLR bits 3-0					
7	6	5	4	3	2	1	0		

bits 3-0

PRCLR[3:0] (write-only)

These bits decrease the priority of the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, the priority of the corresponding DMA channel is decreased (the DMACPRSET register is cleared to 0.) When a bit is written 0, there is no effect

10.10.14 DMAC Error Interrupt Flag

REG[104Ch] I Default = 0000	REG[104Ch] DMACERRIF Register Default = 00000000h									
			n	/a						
31	30	29	28	27	26	25	24			
n/a										
23	22	21	20	19	18	17	16			
			n	/a						
15	14	13	12	11	10	9	8			
	_	_	n/a	_	_	_	ERRIF			
7	6	5	4	3	2	1	0			
bit 0	ERRIF									

bit 0

This bit indicates the DMAC error interrupt cause occurrence status. When this bit reads 1, the interrupt has occurred When this bit reads 0, no interrupt has occurred When this bit is written 1, the interrupt flag is cleared When this bit is written 0, there is no effect

10.10.15 DMAC Transfer Completion Interrupt Flag

REG[2000h] DMACENDIF RegisterDefault = 0000000hR/V									
			n,	/a					
31	30	29	28	27	26	25	24		
n/a									
23	22	21	20	19	18	17	16		
			n,	/a					
15	14	13	12	11	10	9	8		
n/a			ENDIF bits 3-0						
7	6	5	4	3	2	1	0		

bits 3-0

ENDIF[3:0]

These bits indicate the DMA transfer completion interrupt cause occurrence status of the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel. When a bit reads 1, the interrupt has occurred for the corresponding DMA channel When a bit reads 0, no interrupt has occurred

When a bit is written 1, the interrupt flag is cleared the corresponding DMA channel When a bit is written 0, there is no effect

10.10.16	DMAC Transfer	Completion	Interrupt Enable Set
----------	---------------	------------	----------------------

REG[2008h] D	MACENDIESE	r Register								
Default = 0000	Default = 0000000h R/W									
			n	/a						
31	30	29	28	27	26	25	24			
	n/a									
23	22	21	20	19	18	17	16			
			n	/a						
15	14	13	12	11	10	9	8			
n/a				ENDIESET bits 3-0						
7	6	5	4	3	2	1	0			

bits 3-0

ENDIESET[3:0]

These bits enable DMA transfer completion interrupts to be generated from the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel.

When a bit is written 1, Enable interrupt

When a bit is written 0. Ineffective

When a bit reads 1, Interrupt has been enabled.

When a bit reads 0, Interrupt has been disabled.

10.10.17 DMAC Transfer Completion Interrupt Enable Clear

REG[200Ch] Default = 0000	MACENDIECL 0000h	R Register					WO		
	n/a								
31	30	29	28	27	26	25	24		
n/a									
23	22	21	20	19	18	17	16		
			n	/a					
15	14	13	12	11	10	9	8		
	n/a				ENDIECL	R bits 3-0			
7	6	5	4	3	2	1	0		
bits 3-0	ENDIEC	LR[3:0] (write-	only)						

ENDIECLR[3:0] (write-only)

These bits disable DMA transfer completion interrupts to be generated from the corresponding DMA channel (Ch.0–Ch.3). Each bit corresponds to a DMA controller channel. When a bit is written 1, the corresponding DMA transfer completion interrupt is disabled (the DMACENDIESET register is cleared to 0.) When a bit is written 0, there is no effect

10.10.18 DMAC Error Interrupt Enable Set

-									
REG[2010h] D	MACERRIESE	T Register							
Default = 0000000h									
			n	/a					
31	30	29	28	27	26	25	24		
n/a									
23	22	21	20	19	18	17	16		
			n	/a					
15	14	13	12	11	10	9	8		
n/a									
7	6	5	4	3	2	1	0		
bit 0	ERRIESE	ET							

bit 0

This bit enables DMA error interrupts.

When this bit is written 1, DMA error interrupts are enabled

When this bit is written 0, there is no effect When this bit reads 1, DMA error interrupts have been enabled. When this bit reads 0, DMA error interrupts have been disabled.

10.10.19 DMAC Error Interrupt Enable Clear

REG[2014h] D Default = 0000	MACERRIECL	R Register					WO	
			n	/a				
31	30	29	28	27	26	25	24	
n/a								
23	22	21	20	19	18	17	16	
			n	/a				
15	14	13	12	11	10	9	8	
n/a								
7	6	5	4	3	2	1	0	
bit 0	EDDIECI	D (write only)						

bit 0 ERRIECLR (write-only)

This bit disables DMA error interrupts.

When a bit is written 1, DMA error interrupts are disabled (the DMACERRIESET register is cleared to 0.)

When a bit is written 0, there is no effect

10.11 Memory Display Controller (MDC) Registers

10.11.1 MDC Display Control

REG[3000h] M	IDCDISPCTL R	egister								
Default = 0000	h						R/W			
DCRDEN	CSPULSE	GSI	-[1:0]	DISPGS	RGBORD	ADDRLSB	AUTOCOM			
15	14	13	12	11	10	9	8			
DISPINVERT	UPDFUNC	SPITYPE	DISPSPI	ROTSEI	bits 1-0	VCOMEN	DISPEPD			
7	6	5	4	3	2	1	0			
bit 15	DCRDEN	J								
	For EPD reading data 0 = D/C t 1 = D/C t	panel 3-wire in ata bytes from bit is not driven bit is driven to 1	terface, this bit the panel. when reading when reading	a selects whethe data bytes from data bytes from	r or not the D/0 panel n panel	C bit is driven v	when			
bit 14	CSPULSE For EPD panel interfaces, this bit selects whether or not the chip-select pin is deasserted and reasserted between data bytes. 0 = chip-select is not deasserted and reasserted between data bytes 1 = abin select is deasserted and reasserted between data bytes									
bits 13-12	GSIF[1:0] These bits select the panel interface type for EPD (DISPEPD=1) and grayscale (DISPEPD=0, DISPGS=1) displays.									
	For EPD panel: 00b = Reserved 01b = 3-wire serial 10b = 4-wire serial 11b = Reserved									
	For grayscale panel: 0xb = 8-Bit Parallel interface 10b = 3-Wire Serial interface 11b = 4-Wire Serial interface									
bit 11	DISPGS When DIS 0 = panel 1 = panel	SPEPD=0, this is other types. is grayscale.	bit selects gray See DISPSPI GSIF[1:0] bits	vscale panel or objection bit for selection select grayscale	other panel typ n of other types e panel interfac	es. 5. e type.				
bit 10	RGBORI This bit co pixel data) onfigures the bi within a byte (it order of the p (for 1/2/4bpp g	ixel data sent format	or SPI 3-bit col in memory) se	or panels, or the ent for EPD par	e order of nels.			
	For SPI 3-bit color panel: 0 = pixel data is sent RGB (red is sent first) 1 = pixel data is sent BGR (blue is sent first)									
	For EPD panel: 0 = least significant pixel (LSP) in a byte of $1/2/4$ bpp pixel format in memory sent first 1 = most significant pixel (MSP) in a byte of $1/2/4$ bpp pixel format in memory sent first									

bit 9	ADDRLSB This bit configures the order of the Address bits sent (LSB or MSB first) for SPI panels, or the bit order of the pixel data sent for EPD panels.
	For SPI panels: 0 = the address bits are sent MSB first 1 = the address bits are sent LSB first
	For EPD panels: 0 = least significant bit (LSB) in a pixel in memory is sent first 1 = most significant bit (MSB) in a pixel in memory is sent first
bit 8	AUTOCOM This bit enables the automatic generation of update commands to send to SPI panel with toggling of internal COM bit. It is used if the SPI panel is configured with EXTMODE=0 and the COM bit needs to be toggled periodically. When this bit is 1, a dummy command is sent to the SPI panel triggered by rising edges of the VCOM signal.
	0 = automatic COM bit toggling is disabled 1 = automatic COM bit toggling is enabled
bit 7	DISPINVERT This bit enables or disables inversion of pixels sent to the display.
	0 = pixel bits sent to the display are normal (no inversion) 1 = pixel bits sent to the display are inverted
bit 6	UPDFUNC For SPI panel (DISPEPD=0, DISPGS=0, DISPSPI = 1), this bit selects the function for SPI display when display update is triggered:
	0 = normal function is selected, frame update 1 = command write is selected
	When the MDCDISPCTL.UPDFUNC bit = 1 (send Mode + Dummy only) MDCDISPPRM43.TIM3[7:0] bits = Mode bits MDCDISPPRM43.TIM4[7:0] bits = Number of Mode bits to send (LSB first) MDCDISPPRM21.TIM2[7:0] bits = Number of Dummy bits (0) to send
	When the MDCDISPCTL.UPDFUNC bit = 0 (send Mode + Address + Pixel data + Dummy) MDCDISPPRM43.TIM3[7:0] bits = Mode bits MDCDISPPRM43.TIM4[7:0] bits = Number of Mode bits to send (LSB first) MDCDISPPRM65.TIM5[7:0] bits = Number of Address bits to send (The MDCDISPCTL.ADDRLSB bit determines the order of the bits.) MDCDISPPRM21.TIM2[7:0] bits = Number of Dummy bits (0) to send.
	For EPD panel, this bit selects write command sequence or read command sequence:
	0 = read command sequence, SDA pin is input function during data bytes 1 = write command sequence, SDA pin is output function during data bytes
bit 5	SPITYPE This bit selects the type of SPI panel.
	0 = the SPI panel is 1-bit black and white

Registers

	1 = the SPI panel is 3-bit color
bit 4	DISPSPI When DISPEPD=0 and DISPGS =0, this bit selects panel type between 6-bit color and SPI.
	0 = 6-bit color panel is selected 1 = SPI 1-bit black-and-white or 3-bit color is selected (see MDCDISPCTL.SPITYPE bit)
bits 3:2	ROTSEL bits [1:0] These bits select the rotation of the image from RAM to the SPI panel, 6-bit color panel, or EPD panel during a frame update.
	 0x0: No rotation (0 degrees) 0x1: 90-degree counterclockwise rotation 0x2: 180-degree counterclockwise rotation 0x3: 270-degree counterclockwise rotation
bit 1	VCOMEN This bit enables or disables the VCOM and XFRP outputs.
	0 = VCOM/XFRP outputs disabled (low) 1 = VCOM/XFRP outputs enabled
	When enabled, the frequency of the VCOM/XFRP is determined by the MDCDISPVCOMDIV.DISPVCOMDIV[15:0] bits.
bit 0	DISPEPD This bit selects the EPD panel or other panel types.
	0 = panel is other types. See DISPGS and DISPSPI bits for selection of other types. 1 = panel is EPD. GSIF[1:0] bits select EPD panel interface type.

10.11.2 MDC Display Width

REG[3002h] MDCDISPWIDTH Register Default = 00B4h R/W									
n/a DISPWIDTH bits 9-8									
15	14	13	12	11	10	9	8		
	DISPWIDTH bits 7-0								
7	6	5	4	3	2	1	0		
bits 9:0	DISPWII	OTH bits [9:0]							

These bits set the panel display width in pixels.

10.11.3 MDC Display Height

REG[3004h] MDCDISPHEIGHT Register									
Default = 00B4h R/W									
n/a DISPHEIGHT bits 9-8							HT bits 9-8		
15	14	13	12	11	10	9	8		
DISPHEIGHT bits 7-0									
7	6	5	4	3	2	1	0		
bits 9:0	DISPHEI	GHT bits [9:0]							
	These bits set the panel display height in pixels.								

10.11.4 MDC VCOM Clock Divider

REG[3006h] N Default = 0222	REG[3006h] MDCDISPVCOMDIV RegisterDefault = 0222hR/W									
DISPVCOMDIV bits 15-8										
15	14	13	12	11	10	9	8			
	DISPVCOMDIV bits 7-0									
7	6	5	4	3	2	1	0			
bits 15:0	DISPVC	OMDIV bits [1	5:0]							

bits 15:0

These bits set the VCOM clock division ratio to determine the VCOM/XFRP frequency.

VCOM/XFRP frequency = (OSC1 frequency) / [4 x (DISPVCOMDIV[15:0] + 1)]

10.11.5 MDC Display Clock Divider

REG[3008h] M	MDCDISPCLKD	V Register								
Default = 0404	1h						R/W			
			TIMO	bits 7-0						
15	14	13	12	11	10	9	8			
			CLKDI	√ bits 7-0						
7	6	5	4	3	2	1	0			
This register c	ontrols the freq	uency of the o	output clocking	rate during a p	oanel frame updat	.e.				
bits 15:8	TIM0 bits These bits	s [7:0] s set timing pa	arameter 0.							
	For 6-bit t0 = V	color panel: CK to HST ri	se and VCK to	VST fall = (TI	[M0[7:0] + 1) par	nel timing units	(T)			
	For SPI p SCS r	anel: ise to first SI	data = (TIM0[7	0] + 1) SCLK	periods (T)					
	For grays Comn	cale and EPD and byte valu	panels: ie							
bits 7:0	CLKDIV These bit	bits [7:0] s set the MDC	c system clock c	livider value.						
	For 6-bit (Settin Panel	For 6-bit color panel: (Setting these bits determines the panel timing unit.) Panel timing unit T = (CLKDIV[7:0] + 1) / (System clock frequency [Hz])								
	For SPI p (Settir SPI cl	anel: 1g these bits d 0ck frequency	etermines the S v = (System cloc	PI clock frequ k frequency [ency.) Hz]) / (CLKDIV[[7:0] + 1)				
	NOTE:	The CLKDIV	[7:0] bits shou	d not be progr	cammed to 0.					

10.11.6 MDC Display Parameters 1 and 2

REG[300Ah] I Default = 0004	MDCDISPPRM2	1 Register					R/W	
			TIM2 b	oits 7-0				
15	14	13	12	11	10	9	8	
		•	TIM1 b	oits 7-0				
7	6	5	4	3	2	1	0	
bits 15:8	 These bits set timing parameter 2. For 6-bit color panel: t2 = HST rise to HCK rise = (TIM2[7:0] + 1) panel timing units (T) For SPI panel: Number of dummy clocks for "data transfer period" = (TIM2[7:0] + 1) SCLK periods (T) For grayscale panels: Parameter 2 value for command sequence. 							
bits 7:0	TIM1 bits These bits For 6-bit t1 = V For SPI p Last S For grays Dumn	s [7:0] s set timing par color panel: ST rise to VCK ri anel: I data to SCS f cale panels: ny byte value fo	ameter 1. ise = (TIM1[7:0] - all = (TIM1[7:0 or frame update	+ 1) panel timing)] + 1) SCLK p , Parameter 1 v	units (T) eriods (T) value for comma	and sequence.		

10.11.7 MDC Display Parameters 3 and 4

REG[300Ch] N	IDCDISPPRM4	3 Register									
Default = 0404	h						R/W				
TIM4 bits 7-0											
15	14	13	12	11	10	9	8				
	TIM3 bits 7-0										
7	6	5	4	3	2	1	0				
bits 15:8	These bits	s [7:0] s set timing para	ameter 4.								
	For 6-bit t4 = V [(TIM4[7	color panel: CK to ENB rise :0] * (TIM3[7:0]	e = [(TIM4[7:0]] + TIM7]7:0] +	0] * (t3 + t7)) + 2)) + TIM0[7:0	+ t0 + t2] =)] + TIM2[7:0] +	2] panel timing	g units (T)				
	For SPI p Numb	For SPI panel: Number of Mode bits to send minus 1.									
	For grays Param	cale panels: eter 4 value for	command seq	uence.							

bits 7:0	TIM3 bits [7:0] These bits set timing parameter 3.						
	For 6-bit color panel: t3 = data to HCK rise/fall = (TIM3[7:0] + 1) panel timing units (T)						
	For SPI panel: Mode bits values. TIM3[7:0] = M[7:0]. TIM3[1] has no effect on the M[1] bit, as M[1] is always 0.						
	For grayscale panels: Parameter 3 value for command sequence.						

10.11.8 MDC Display Parameters 5 and 6

REG[300Eh] M	DCDISPPRM6	5 Register							
Default = 0404h	1						R/W		
TIM6 bits 7-0									
15	14	13	12	11	10	9	8		
			TIM5 b	oits 7-0					
7	6	5	4	3	2	1	0		
bits 15:8	 TIM6 bits [7:0] These bits set timing parameter 6. For 6-bit color panel: t6 = Trigger to XRST rise, XRST rise to VST rise, data transfer end to XRST fall = (TIM6[7:0] + 1) panel timing units (T) For SPI panel: SCS fall to SCS rise minimum time = (TIM6[7:0] + 2) SCLK periods (T) For grayscale panels: Parameter 6 value for command sequence. 								
bits 7:0	 For grayscale panels: Parameter 6 value for command sequence. TIM5 bits [7:0] These bits set timing parameter 5. For 6-bit color panel: t5 = ENB width = [TIM5[7:0] * (t3 + t7)] = [TIM5[7:0] * (TIM3[7:0] + TIM7[7:0] + 2)] panel timing units (T) For SPI panel: Number of Address bits to send minus 1. For grayscale panels: Parameter 5 value for command sequence 								

DECISOAOLIM		Degleter								
Default = 0400	h	Register					R/W			
TIM8 bits 7-0										
15	14	13	12	11	10	9	8			
			TIM7	bits 7-0						
7	6	5	4	3	2	1	0			
bits 15:8 TIM8 bits [7:0] These bits set timing parameter 8.										
	For 6-bit c t8 = hc For graysc	color panel: prizontal end to cale panels:	next VCK edg	ge = (TIM8[7:0] + 1) panel tim	ing units (T)				
bits 7:0	Paramo TIM7 bits These bits	eter 8 value for [7:0] s set timing par	command seq	uence.						
	For 6-bit c $t7 = H^{2}$ For grayso	CK rise/fall to	data and HST	fall = (TIM7[7:	0] + 1) panel tin	ming units (T)				

10.11.10 MDC Display Update Start Line

REG[3012h] N Default = 0000	IDCDISPSTART	TY Register					R/W
		r	ı/a			STARTY	′ bits 9-8
15	14	13	12	11	10	9	8
			STARTY	′ bits 7-0			
7	6	5	4	3	2	1	0
bits 9:0	STARTY	bits [9:0]					

These bits set the starting line of image for display update. These bits and the MDCDISPENDY.ENDY[9:0] bits specify which block of lines to update on the panel. The first image line is line 0.

10.11.11 MDC Display Update End Line

REG[3014h] M	REG[3014h] MDCDISPENDY Register						
Default = 00B3	Default = 00B3h R/W						
		n/	a	_		ENDY	bits 9-8
15	14	13	12	11	10	9	8
			ENDY	bits 7-0			
7	6	5	4	3	2	1	0
bits 9:0	pits 9:0 ENDY bits [9:0]						
These bits set the ending line of image for display update. These bits and the							

MDCDISPSTARTY.STARTY[9:0] bits specify which block of lines to update on the panel. The first image line is line 0.

10.11.12 MDC Display Frame Buffer Stride

REG[3016h] M Default = 00B4	MDCDISPSTRID 4h	E Register					R/W
		n	/a			DISPSTRI	DE bits 9-8
15	14	13	12	11	10	9	8
	DISPSTRIDE bits 7-0						
7	6	5	4	3	2	1	0
bits 9:0	DISPSTR	RIDE bits [9:0]					

These bits set the display frame buffer stride (number of pixels per line). The stride can be greater than the value set to the MDCDISPWIDTH.DISPWIDTH[9:0] bits to allow for a wider image in RAM and panning.

10.11.13 MDC Display Frame Buffer Base Address 0

REG[3018h] MDCDISPFRMBUFF0 Register							
Default = 0000	Default = 0000h R/W						
			FRMBUFFAD	DR bits 15-8			
15	14	13	12	11	10	9	8
	FRMBUFFADDR bits 7-0						
7	6	5	4	3	2	1	0
vits 15:0 FRMBUFFADDR bits [15:0]							

These bits set the lower 16 bits of the display frame buffer base address.

10.11.14 MDC Display Frame Buffer Base Address 1

REG[301Ah] M Default = 0000	MDCDISPFRMB	BUFF1 Registe	r				R/W
			FRMBUFFAD	DR bits 31-24			
15	14	13	12	11	10	9	8
			FRMBUFFAD	DR bits 23-16			
7	6	5	4	3	2	1	0
bits 15:0	FRMBUI	FFADDR bits	[31:16]				

These bits set the upper 16 bits of the display frame buffer base address.

10.11.15 MDC Trigger Control

REG[301Ch] MDCTRIGCTL Register								
Default = 0000	h						R/W	
n/a GSBPP[1:0]						P[1:0]		
15	14	13	12	11	10	9	8	
	NPAR/	AM[3:0]		n/	/a	UPDTRIG	GFXTRIG	
7	6	5	4	3	2	1	0	
bits 9-8	GSBPP[1	:0]						
	These bits	s specify the nu	umber of bits pe	er pixel (BPP) f	or grayscale pa	nel pixel forma	ıt.	
	00b = 1B	PP						
	01b = 2B	PP						
	10b = 4B	PP						
	11b = 8B	PP						
bits 7-4	NPARAN	4[3:0]						
	These bits specify the number of parameter bytes to send for grayscale panel Command Write							
	function.	The paramete	r byte values sh	ould be written	into the MDCI	DISPPRMxx.T	IMn[7:0]	
	registers.							

bit 1	UPDTRIG
	This bit triggers the display update function.
	When this bit is written 1, the display update is triggered
	When this bit is written 0, there is no effect
	When this bit reads 1, the display update function is running
	When this bit reads 0, the display update function is idle
	This bit retains 1 until the graphics function is finished. At the end of the display update
	function execution, this bit reverts to 0 and the MDCINTCTL.UPDIF bit is set to 1.
bit 0	GFXTRIG
	This bit triggers the graphics acceleration function specified in the
	MDCGFXCTL.GFXFUNC[2:0] bits.
	When this bit is written 1, the graphics function is triggered
	When this bit is written 0, there is no effect
	When this bit reads 1, the graphics function is running
	When this bit reads 0, the graphics function is idle
	This bit retains 1 until the graphics function is finished. At the end of the graphics function

execution, this bit reverts to 0 and the MDCINTCTL.GFXIF bit is set to 1.

10.11.16 MDC Interrupt Control

REG[301Eh] N	IDCINTCTL Re	gister					
Default = 0000	Default = 0000h R/W						
		n/a		VCNTIE	UPDIE	GFXIE	
15	14	13	12	11	10	9	8
		n/a			VCNTIF	UPDIF	GFXIF
7	6	5	4	3	2	1	0
bit 10	VCNTIE This bit enables the VCNT match interrupt for 6-bit color panel. When this bit = 1: Enable interrupt When this bit = 0: Disable interrupt						
bit 9	UPDIE This bit enables the display update interrupt. When this bit = 1: Enable interrupt When this bit = 0: Disable interrupt						
bit 8	GFXIE This bit en When this When this	GFXIE This bit enables the graphics interrupt. When this bit = 1: Enable interrupt When this bit = 0: Disable interrupt					
bit 2 bit 1 bit 0	it 2VCNTIFit 1UPDIFit 0GFXIFThese bits indicates the MDC interrupt cause occurrence status.When a bit reads 1, the corresponding interrupt has occurredWhen a bit reads 0, no interrupt has occurredWhen a bit is written 1, the corresponding interrupt flag is clearedWhen a bit is written 0, there is no effect						

10.11.17 MDC Graphics Control

REG[3020h] M Default = 0000	DCGFXCTL Re	egister					R/W
CPYNEGY	GPYNEGX	SHEARNEGY	SHEARNEGX	FILLEN	BITMAPFMT	BITMAPEN	n/a
15	14	13	12	11	10	9	8
ALPHAVA	L bits 1-0	ALPHAOVRRD	n	/a	G	FXFUNC bits 2-0)
7	6	5	4	3	2	1	0
oit 15	CPYNEC	θY					
	For the co (with resp negative) When thi When thi	ppy functions, the pect to the center to create the effect of the s bit = 1, the Y s bit = 0, the Y $= 0$	his bit selects we er of transforma fect of "flip ard coordinate of the coordinate of the	hether or not the ation of the sou pund the X axis he source pixel he source pixel	he Y coordinate urce window) sh s." l is negated l is normal	value of the sour	ce pixel (make
bit 14	CPYNEC For the co (with resp negative) When thi When thi	GX opy functions, the pect to the center to create the effective of the test of	nis bit selects w er of transforma fect of "flip ard coordinate of t coordinate of t	hether or not th ation of the sou bund the Y axis he source pixe he source pixe	he X coordinate urce window) sh s." l is negated l is normal	value of the sour ould be negated	ce pixel (make
bit 13	SHEARN For the conegated (When thi When thi	NEGY opy with shearin made negative) s bit = 1, the ve s bit = 0, the ve	ng function, thi rtical shear val rtical shear val	s bit selects wh ue is negated ue is normal (J	hether or not the	e vertical shear v	alue is
bit 12	SHEARN For the co negated (When thi When thi	SHEARNEGX For the copy with shearing function, this bit selects whether or not the horizontal shear value is negated (made negative). When this bit = 1, the horizontal shear value is negated When this bit = 0, the horizontal shear value is normal (positive)					
bit 11	FILLEN This bit e When thi When thi	nables/disables s bit = 1, fill is s bit = 0, fill is	fill option for enabled disabled	drawing and co	opying function	5.	
	Drawing For rec or unfil Copying For the and the MDCC	functions tangle and ellip lled. functions copying functi destination ima FXCOLOR.CO	ose drawing fun ons, when this age is written v DLOR[5:0] bits	ctions, this bit bit is enabled, vith the color s	selects whether the source imag specified in the	the function is f	illed ored
bit 10	BITMAP This bit s only appl When thi When thi	FMT elects 1-bit or 2 icable to 6-bit c s bit = 1, 2-bit t s bit = 0, 1-bit t	2-bit bitmap for color panel. oitmap format i pitmap format i	mat for copyir s selected s selected	ng functions. Th	e 2-bit bitmap fo	rmat is

bit 9	BITMAPEN This bit specifies whether the source for copying functions is an image or a bitmap. When this bit = 1, the source is a bitmap When this bit = 0, the source is an image				
bit 7:6	ALPHAVAL bits [1:0] These bits specify the override alpha value to use when alpha value override is enabled (MDCGFXCTL.ALPHAOVRRD bit = 1).				
bit 5	ALPHAOVRRD This bit enables/disables uniform alpha value override for copying functions for 6-bit color and 2/4/8BPP grayscale with alpha enabled pixel formats. When this bit = 1: Alpha value override enabled When this bit = 0: Alpha value override disabled				
	Normally, the alpha-blending value for copying functions is provide in the source pixel. When alpha value override is enabled, the alpha value set in MDCGFXCTL.ALPHAVAL[1:0] is used for all pixels.				
	The following are the uniform alpha blending values for all pixels when ALPHAOVRRD=1 for the applicable pixel formats:				
	6-bit Color:2-bit alpha value = ALPHAVAL[1:0]2BPP Grayscale:2-bit alpha value = ALPHAVAL[1:0]4BPP Grayscale:4-bit alpha value = {ALPHAVAL[1:0], ALPHAVAL[1:0]}8BPP Grayscale:8-bit alpha value = {ALPHAVAL[1:0], ALPHAVAL[1:0], ALPHAVAL[1:0], ALPHAVAL[1:0]}				
bits 2:0	GFXFUNC bits [2:0] These bits specify the graphics accelerator function to execute when the MDCTRIGCTL.GFXTRIG bit is set to 1.				
	 0x0: COPYROTSCALE – image/bitmap copy with rotation and scaling 0x1: COPYHVSHEAR – image/bitmap copy with horizontal and vertical shear 0x2: RECTDRAW – rectangle (filled or unfilled) draw 0x3: LINEDRAW – line draw with thickness 0x4: ELLIPDRAW – Ellipse (filled or unfilled) draw 0x5: Reserved 0x6: Reserved 0x7: Reserved 				

10.11.18 MDC Input X Coordinate

REG[3022h] N Default = 0000	IDCGFXIXCEN h	FER Register					R/W
	n/a IXCENTER bits 9-8					R bits 9-8	
15	14	13	12	11	10	9	8
IXCENTER bits 7-0							
7	6	5	4	3	2	1	0

bits 9:0

IXCENTER bits [9:0]

These bits specify an X coordinate depending on the graphics accelerator function selected. The following shows the usage of these bits:

MDCGFXCTL.GFXFUNC[2:0]	IXCENTER[9:0] Function
0x0 (COPYROTSCALE)	X coordinate of center of rotation/scaling of source
	Window relative to top-left corner of source window
0x1 (COPYHVSHEAR)	X coordinate of center of horizontal/vertical shearing
	in source window relative to top-left corner of source
	window
0x2 (RECTDRAW)	X coordinate of top-left corner of rectangle
0x3 (LINEDRAW)	X coordinate of starting point of line
0x4 (ELLIPDRAW)	X coordinate of center of ellipse

10.11.19 MDC Input Y Coordinate

REG[3024h] N		TER Register					DAA		
Default = 0000	'n						R/W		
	n/a IYCENTER bits 9-8								
15	14	13	12	11	10	9	8		
	IYCENTER bits 7-0								
7	6	5	4	3	2	1	0		
11.00		ER 11 50.03							

bits 9:0

IYCENTER bits [9:0]

0x4 (ELLIPDRAW)

These bits specify a Y coordinate depending on the graphics accelerator function selected. The following shows the usage of these bits:

f source
e window
l shearing
of source

Y coordinate of starting point of line

Y coordinate of center of ellipse

10.11.20 MDC Input Width

REG[3026h] I Default = 0000	MDCGFXIWIDTH Dh	H Register					R/W			
	n/a IWIDTH bits 9-8									
15	14	13	12	11	10	9	8			
			IWIDTH	l bits 7-0						
7	6	5	4	3	2	1	0			
bits 9:0	IWIDTH	bits [9:0]								

These bits specify a width or thickness depending on the graphics accelerator function selected.

The following shows the usage of these bits:

MDCGFXCTL.GFXFUNC[2:0]

0x0 (COPYROTSCALE) 0x1 (COPYHVSHEAR) 0x2 (RECTDRAW) 0x3 (LINEDRAW) 0x4 (ELLIPDRAW)

IWIDTH[9:0] Function

Width of source window Width of source window Vertical line thickness for unfilled rectangle drawing Line thickness Thickness at X-axis crossings for unfilled ellipse drawing

10.11.21 MDC Input Height

REG[3028h] N Default = 0000	IDCGFXIHEIGH h	IT Register					R/W			
n/a IHEIGHT bits 9-8										
15	14	13	12	11	10	9	8			
	IHEIGHT bits 7-0									
7	7 6 5 4 3 2 1 0									

bits 9:0

IHEIGHT bits [9:0]

These bits specify a height or thickness depending on the graphics accelerator function selected. The following shows the usage of these bits:

MDCGFXCTL.GFXFUNC[2:0]

0x0 (COPYROTSCALE) 0x1 (COPYHVSHEAR) 0x2 (RECTDRAW)

0x3 (LINEDRAW) 0x4 (ELLIPDRAW)

IHEIGHT[9:0] Function

Height of source window Height of source window Horizontal line thickness for unfilled rectangle drawing

Thickness at Y-axis crossings for unfilled ellipse drawing

10.11.22 MDC Output X Coordinate

REG[302Ah] M Default = 0000	MDCGFXOXCEI h	NTER Register					R/W	
	n/a						OXCENTER bits 9-8	
15	14	13	12	11	10	9	8	
	OXCENTER bits 7-0							
7	6	5	4	3	2	1	0	

bits 9:0

OXCENTER bits [9:0]

These bits specify an X coordinate or radius depending on the graphics accelerator function selected. The following shows the usage of these bits:

MDCGFXCTL.GFXFUNC[2:0]	OXCENTER[9:0] Function
0x0 (COPYROTSCALE)	X coordinate of center of rotation/scaling location in
	destination window relative top-left corner of
	destination window
0x1 (COPYHVSHEAR)	X coordinate of center of horizontal/vertical shearing
	location in destination window relative to the top-left
	corner of destination window
0x2 (RECTDRAW)	X coordinate of bottom-right corner of rectangle
0x3 (LINEDRAW)	X coordinate of ending point in line
0x4 (ELLIPDRAW)	X radius of ellipse

10.11.23 MDC Output Y Coordinate

REG[302Ch] M Default = 0000	MDCGFXOYCEI ^{Ih}	NTER Register					R/W		
	n/a OYCENTER bits 9-8								
15	14	13	12	11	10	9	8		
			OYCENTE	R bits 7-0					
7	6	5	4	3	2	1	0		
bits 9:0	OYCEN	FER bits [9:0]							

OYCENTER bits [9:0]

These bits specify an Y coordinate or radius depending on the graphics accelerator function selected. The following shows the usage of these bits:

MDCGFXCTL.GFXFUNC[2:0]	OYCENTER[9:0] Function
0x0 (COPYROTSCALE)	Y coordinate of center of rotation/scaling location in
	destination window relative top-left corner of
	destination window
0x1 (COPYHVSHEAR)	Y coordinate of center of horizontal/vertical shearing
	location in destination window relative to the top-left
	corner of destination window
0x2 (RECTDRAW)	Y coordinate of bottom-right corner of rectangle
0x3 (LINEDRAW)	Y coordinate of ending point in line
0x4 (ELLIPDRAW)	Y radius of ellipse

10.11.24 MDC Output Width

REG[302Eh] M Default = 0000	IDCGFXOWID T h	ΓH Register					R/W		
n/a OWIDTH bits 9-8							Hbits 9-8		
15	14	13	12	11	10	9	8		
	OWIDTH bits 7-0								
7	6	5	4	3	2	1	0		

bits 9:0

OWIDTH bits [9:0] These bits specify a width depending on the graphics accelerator function selected. The following shows the usage of these bits:

MDCGFXCTL.GFXFUNC[2:0]

0x0 (COPYROTSCALE) 0x1 (COPYHVSHEAR)

OWIDTH[9:0] Function

Width of destination window Width of destination window

10.11.25 MDC Output Height

REG[3030h] N	IDCGFXOHEIG	HT Register							
Default = 0000	h						R/W		
	n/a OHEIGHT bits 9-8								
15	15 14 13 12 11 10						8		
			OHEIGH	T bits 7-0					
7	6	5	4	3	2	1	0		
bits 9:0	OHEIGH	T bits [9:0]							

OHEIGHT bits [9:0]

These bits specify a height depending on the graphics accelerator function selected. The following shows the usage of these bits:

MDCGFXCTL.GFXFUNC[2:0]

0x0 (COPYROTSCALE) 0x1 (COPYHVSHEAR)

OHEIGHT[9:0] Function

Height of destination window Height of destination window

10.11.26 MDC X Left Scale

REG[3032h] M Default = 0000	IDCGFXXLSCA h	LE Register					R/W		
n	/a		XLSCALE bits 13-8						
15	14	13	12	11	10	9	8		
			XLSCAL	E bits 7-0		_			
7	6	5	4	3	2	1	0		

bits 13:0

XLSCALE bits [13:0]

These bits are used by the COPYROTSCALE function (image/bitmap copy with rotation and scaling) to specify the scaling factor to be applied to the left half of the source window pixels relative to the center of transformation when copying to the destination window. The scaling ratio is XLSCALE[13:0]/256.

10.11.27 MDC X Right Scale

REG[3034h] Default = 000	MDCGFXXRSCA ^{Oh}	LE Register					R/W	
n/a XRSCALE bits 13-8								
15	14	13	12	11	10	9	8	
			XRSCAL	E bits 7-0				
7	6	5	4	3	2	1	0	
bits 13:0	XRSCAL	E bits [13:0]						

These bits are used by the COPYROTSCALE function (image/bitmap copy with rotation and scaling) to specify the scaling factor to be applied to the right half of the source window pixels relative to the center of transformation when copying to the destination window. The scaling ratio is XRSCALE[13:0]/256.

10.11.28 MDC Y Top Scale

REG[3036h] I Default = 0000	MDCGFXYTSCA Dh	LE Register					R/W
r	n/a			YTSCAL	E bits 13-8		
15	14	13	12	11	10	9	8
			YTSCAL	E bits 7-0			
7	6	5	4	3	2	1	0
bits 13:0 YTSCALE bits [13:0]							

These bits are used by the COPYROTSCALE function (image/bitmap copy with rotation and scaling) to specify the scaling factor to be applied to the top half of the source window pixels relative to the center of transformation when copying to the destination window. The scaling ratio is YTSCALE[13:0]/256.

10.11.29 MDC Y Bottom Scale

REG[3038h] M Default = 0000	IDCGFXYBSCA h	LE Register					R/W		
n	/a		YBSCALE bits 13-8						
15	14	13 12 11 10 9 8					8		
YBSCALE bits 7-0									
7 6 5 4 3 2 1 0						0			

bits 13:0 YBSCALE bits [13:0]

These bits are used by the COPYROTSCALE function (image/bitmap copy with rotation and scaling) to specify the scaling factor to be applied to the bottom half of the source window pixels relative to the center of transformation when copying to the destination window. The scaling ratio is YBSCALE[13:0]/256.

10.11.30 MDC X/Y Shear

REG[303Ah]		AR Register					R/\\/	
n/a				YSHEAR bits 6-	-0		10,00	
15	14	13	12	11	10	9	8	
n/a		XSHEAR bits 6-0						
7	6	5	4	3	2	1	0	
	These bits are used by the COPYHVSHEAR function (image/bitmap copy with horizontal/vertical shear) to specify the vertical shearing factor to be applied to the source window pixels relative to the center of transformation when copying to the destination window. The shearing ratio is YSHEAR[6:0]/32. A shearing ratio of 0 means no shearing.							
bits 6:0	XSHEAR bits [6:0] These bits are used by the COPYHVSHEAR function (image/bitmap copy with horizontal/vertical shear) to specify the horizontal shearing factor to be applied to the source window pixels relative to the center of transformation when copying to the destination window. The shearing ratio is XSHEAR[6:0]/32. A shearing ratio of 0 means no shearing.							

10.11.31 MDC Rotation

REG[303Ch] N Default = 0000	IDCGFXROTVA h	L Register					R/W
	n/a ROTVAL bit 8						
15	14	13	12	11	10	9	8
ROTVAL bits 7-0							
7	6	5	4	3	2	1	0

bits 8:0

ROTVAL bits [8:0]

These bits are used by the COPYROTSCALE function (image/bitmap copy with rotation and scaling) to specify the angle of rotation of the source window pixels about the center of transformation when copying to the destination window. The angle in degrees is $(ROTVAL[8:0] \times 360) / 512$ in the counterclockwise direction.

10.11.32 MDC Color

REG[303Eh] Default = 000	MDCGFXCOLOI 3h	R Register					R/W
			n/	/a			
15	14	13	12	11	10	9	8
			COLOR	bits 7-0			
7	6	5	4	3	2	1	0
bits 7:0 COLOR bits [7:0]							

These bits specify fill color for copying functions with fill enabled (MDCGFXCTL.FILLEN bit = 1) or pen color for drawing functions. The following shows the usage of these bits depending on the panel type selected:

Panel Type	Color Specification
SPI 1-bit BW	COLOR[0] is the black-and-white pixel color.
SPI 3-bit color	COLOR[2:0] is the RGB pixel color.
6-bit color	COLOR[5:0] is the RRGGBB pixel color.
	COLOR[7:6] is the alpha value for drawing functions to specify the
	alpha-blending between COLOR[5:0] and the background/destination
	pixel color.
	-
10.11.33 MDC Source Window Base Address 0

REG[3040h] N Default = 0000	IDCGFXIBADD Ih	R0 Register					R/W
			IBASEADD	R bits 15-8			
15	14	13	12	11	10	9	8
			IBASEADI	DR bits 7-0			
7	6	5	4	3	2	1	0
bits 15:0 IBASEADDR bits [15:0]							

bits 15:0

These bits set the lower 16 bits of the source window base address for copying functions.

10.11.34 MDC Source Window Base Address 1

REG[3042h] Default = 000	MDCGFXIBADD 0h	R1 Register					R/W
			IBASEADD	R bits 31-24			
15	14	13	12	11	10	9	8
			IBASEADD	R bits 23-16			
7	6	5	4	3	2	1	0
bits 15:0	IBASEA	DDR bits [31:1	6]				

IBASEADDR bits [31:16]

These bits set the upper 16 bits of the source window base address for copying functions.

10.11.35 MDC Destination Window Base Address 0

REG[3044h] I Default = 0000	MDCGFXOBADI 0h	DR0 Register					R/W
			OBASEAD	DR bits 15-8			
15	14	13	12	11	10	9	8
			OBASEAD	DR bits 7-0			
7	6	5	4	3	2	1	0
bits 15:0	OBASEA	DDR bits [15	:0]				

bits 15:0

These bits set the lower 16 bits of the destination window base address for copying and drawing functions.

10.11.36 MDC Destination Window Base Address 1

REG[3046h]	MDCGFXOBADI	DR1 Register					
Default = 000	0h						R/W
			OBASEADD	R bits 31-24			
15	14	13	12	11	10	9	8
			OBASEADD	R bits 23-16			
7	6	5	4	3	2	1	0
bits 15:0	OBASEA	DDR bits [31:	16]				
	These bits	s set the upper	16 bits of the de	estination wind	ow base addres	s for copying a	ind

drawing functions.

10.11.37 MDC Source Image Stride

REG[3048h] N Default = 0000	IDCGFXISTRID ^{Dh}	E Register					R/W
		r	ı/a			ISTRIDE	E bits 9-8
15	14	13	12	11	10	9	8
			ISTRID	E bits 7-0			
7	6	5	4	3	2	1	0
bits 9:0	ISTRIDE	bits [9:0]					

These bits are used by the COPYROTSCALE (image/bitmap copy with rotation and scaling) and COPYHVSHEAR (image/bitmap copy with horizontal/vertical shear) functions to specify the source image stride (number of pixels per line). The value set to these bits can be greater than or equal to the MDCGFXIWIDTH.IWIDTH[9:0] bits to support source images which are wider/larger than the source window to support panning.

10.11.38 MDC Destination Image Stride

REG[304Ah] I Default = 0000	MDCGFXOSTRI ^{)h}	DE Register					R/W
		r	n/a			OSTRID	E bits 9-8
15	14	13	12	11	10	9	8
			OSTRID	E bits 7-0			
7	6	5	4	3	2	1	0
bits 9:0	OSTRID	E bits [9:0]					

These bits are used by the drawing and copying functions to specify the destination image stride (number of pixels per line). The value set to these bits can be greater than or equal to the MDCGFXOWIDTH. OWIDTH[9:0] bits to support destination images which are wider/larger than the destination window to support panning.

10.11.39 MDC Output Window Left Edge

REG[304Ch] M Default = 0000	MDCGFXOWLE	FT Register					RO
		n	/a			OWLEF	T bits 9-8
15	14	13	12	11	10	9	8
			OWLEF	T bits 7-0			
7	6	5	4	3	2	1	0
hits 9.0	OWI FF	Γ hits [9.0] (real	d-only)				

bits 9:0

OWLEFT bits [9:0] (read-only)

These read-only bits provide the X coordinate, relative to the center of transformation of the destination window, of the left edge of the calculated output window from the last copy function.

10.11.40 MDC Output Window Right Edge

REG[304Eh] Default = 0000	MDCGFXOWRI Dh	GHT Register					RO
		n	/a			OWRIGH	T bits 9-8
15	14	13	12	11	10	9	8
			OWRIGH	T bits 7-0			
7	6	5	4	3	2	1	0
bits 9:0	OWRIG	HT bits [9:0] (re	ead-only)				•
	These rea	ad-only bits pro	vide the X coor	dinate, relative	e to the center of	transformatio	n of the

destination window, of the right edge of the calculated output window from the last copy function.

10.11.41 MDC Output Window Top Edge

REG[3050h] M Default = 0000	IDCGFXOWTO Dh	P Register					RO
		r	/a			OWTOP	bits 9-8]
15	14	13	12	11	10	9	8
			OWTOF	bits 7-0			
7	6	5	4	3	2	1	0
bits 9:0	OWTOP	bits [9:0] (read	-only)				

DWTOP bits [9:0] (read-only)

These read-only bits provide the Y coordinate, relative to the center of transformation of the destination window, of the top edge of the calculated output window from the last copy function.

10.11.42 MDC Output Window Bottom Edge

REG[3052h] N	Reg[3052h] MDCGFXOWBOT Register							
Default = 0000	Default = 0000h RO							
	_	n	/a			OWBOT	bits 9-8	
15	14	13	12	11	10	9	8	
			OWBOT	bits 7-0				
7	6	5	4	3	2	1	0	
bits 9:0 OWBOT bits [9:0] (read-only)								

These read-only bits provide the Y coordinate, relative to the center of transformation of the destination window, of the bottom edge of the calculated output window from the last copy function.

10.11.43 MDC Display Parameters 9 and 10

REG[3054h] MDCDISPPRM109 RegisterDefault = 0202hR/W						R/W	
			TIM10	bits 7-0			
15	14	13	12	11	10	9	8
			TIM9 I	oits 7-0			
7	6	5	4	3	2	1	0
bits 15:8 TIM10 bits [7:0]							

bits 15:8

These bits set timing parameter 10.

For 6-bit color panel:

t9 = Number of additional HCK counts after end of line pixel data = TIM10[7:0]

For grayscale panels:

Parameter 10 value for command sequence.

bits 7:0	TIM9 bits [7:0] These bits set timing parameter 9.
	For 6-bit color panel: t10 = HCK count for start of pixel data = TIM9[7:0]
	For grayscale panels: Parameter 9 value for command sequence.

10.11.44 MDC Display Parameters 11 and 12

REG[3056h] N		211 Register					
Delault = 0202	[]						R/ VV
			TIM12	bits 7-0			
15	14	13	12	11	10	9	8
			TIM11	bits 7-0			
7	6	5	4	3	2	1	0
bits 15:8 TIM12 bits [7:0] These bits set timing parameter 12. For 6-bit color panel:							
bits 7:0	For grays Param TIM11 bi These bits For 6-bit t11 = `` For grays Param	cale panels: eter 12 value f ts [7:0] s set timing par color panel: VCK count for cale panels: eter 11 value f	For command se rameter 11.	quence. ata (MSB) = T quence.	TM11[7:0]	110112[7:0]	

10.11.45 MDC Display Parameters 13 and 14

REG[3058h] M Default = 0202	REG[3058h] MDCDISPPRM1413 RegisterDefault = 0202hR/W						
			n/	′a			
15	14	13	12	11	10	9	8
			TIM13	bits 7-0			
7	6	5	4	3	2	1	0
bits 7:0 TIM13 bits [7:0]							

These bits set timing parameter 13.

For 6-bit color panel:

t13 = VCK high/low width for fast VCK mode = (TIM13[7:0]+1) panel timing units (T)

For grayscale panels:

Parameter 13 value for command sequence.

10.11.46 MDC Display Control 2

REG[305Ah]	MDCDISPCTL2	Register						
Default = 0202	2h						R/W	
	1	I I	MDC_RE	V bits 7-0	l	I .		
15	14	13	12	11	10	9	8	
n 7	i/a	GSALPHA	CSPOL	VSTFALL	HSTFALL	ENBPHASE	FASTVCK	
bits 15:8	MDC RE	5 EV bits [7:0] (re	4 ad-only)	3	Ζ	1	0	
	These bit	s indicate the ve	ersion of the M	DC hardware.				
	The value	e is 0x02.						
bit 5	GSALPH	A						
	Alpha cha	annel enable/dis	able for black-	and-white and	grayscale pixel	formats.		
	When this When this	s bit = 0, black- i	and-white and	grayscale pixel	formats do not	t have alpha cha	annel.	
	when un	S DIL = 1, DIACK	and-writte and	grayscale pixel	Tor mats have a	aipila chaimei.		
bit 4	CSPOL							
	Polarity o	f chip-select ou	tput for panels	which have a c	chip-select sign	al.		
	When this When this	s bit = 0, chip set $bit = 1$ chip set $bit = 1$	elect output for	panels is norm	al polarity			
	when un	s on = 1, $ cmp set$	feet output for	patiers is niver	teu polarity			
bit 3	VSTFAL	L						
	This bit s	ets the VST fall	ing edge phase					
	When this	s bit = 0, VST is s bit = 1 VST f	alling edge is a	ofter VCK fall				
	vv nen un	, , , , , , , , , , , , , , , , , , ,	uning eage is t					
bit 2	HSTFAL	L						
	This bit so	ets the HST fall	ing edge phase	e.				
	When this	s bit = 0, HST is bit = 1 HST f	alling edge is a	ofter HCK rise				
	vv non un	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,						
bit 1	ENBPHA	SE						
	This bit sets the ENB start phase.							
	When this	When this bit = 0, ENB pulses start on first LSB pixel data When this bit = 1, ENB pulses start on first MSB pixel data						
	vi nen tin	, on = 1, LIND	aises start off.	inst hisb pixer	uuu			
bit 0	FASTVC	K						
	This bit s	ets the mode of	the VCK pulse	es for partial up	dates.			
	When this	s $OII = 0$, VCK p s bit = 1. VCK r	ouises are norm	liai or the lines that	are not undate	d (FNB-0)		
	when the	$5 \text{ on } = 1, \text{ on } \mathbb{R}$	and are rast f	or the miles that	are not update	$(\mathbf{D}, \mathbf{D} = 0)$		

10.11.47 MDC VCK Count Compare

REG[305Ch] M Default = 0FFF	HDCVCNTCOM	P Register					R/W
n/a				VCNTCOMP bits 11-8			
15	14	13	12	11	10	9	8
			VCNTCOM	/IP bits 7-0			
7	6	5	4	3	2	1	0
bits 11:0 VCNTCOMP bits [11:0]							

VCK count compare value for generating the VCNTIF flag. VCNTIF flag is set when the internal VCK count matches VCNTCOMP[11:0].

10.11.48 MDC VCK Count

REG[305Eh] MDCVCNT Register Default = 0FFFh RO							
n/a				VCNT bits 11-8			
15	14	13	12	11	10	9	8
			VCNT	bits 7-0			
7	6	5	4	3	2	1	0
bits 11:0 VCNT bits [11:0] (read-only)							

This registers provides the current value of the internal VCK counter.

10.11.49 MDC Scratchpad A 0

REG[3060h] Default = 000	MDCSCRATCHA ^{0h}	0 Register					R/W
			SCRATCH	IA bits 15-8			
15	14	13	12	11	10	9	8
			SCRATCH	HA bits 7-0			
7	6	5	4	3	2	1	0
bits 15:0	SCRATC	HA bits [15:0]					

These bits are the lower 16 bits of the 32-bit scratchpad A register.

10.11.50 MDC Scratchpad A 1

REG[3062h] Default = 000	MDCSCRATCHA ^{0h}	A1 Register					R/W
			SCRATCH	A bits 31-24			
15	14	13	12	11	10	9	8
			SCRATCH	A bits 23-16			
7	6	5	4	3	2	1	0
bits 15:0	SCRATC	HA bits [31:1	6]				

SCRATCHA bits [31:16]

These bits are the upper 16 bits of the 32-bit scratchpad A register.

10.11.51 MDC Event Processor Base Address 0

REG[3064h] N Default = 0000	IDCEPBASEAD Dh	DR0 Register					R/W
			EPBASEAD	DR bits 15-8			
15	14	13	12	11	10	9	8
			EPBASEAD	DR bits 7-0			
7	6	5	4	3	2	1	0
bits 15:0	EPBASE	ADDR bits [15	:0]				

These bits form the lower 16 bits of the base address where the Event Processor code is located.

10.11.52 MDC Event Processor Base Address 1

REG[3066h] I Default = 0000	MDCEPBASEAD Dh	DR1 Register					R/W
			EPBASEAD	DR bits 31-24			
15	14	13	12	11	10	9	8
			EPBASEAD	DR bits 23-16			
7	6	5	4	3	2	1	0
bits 15:0	EPBASE.	ADDR bits [3]	1:16]				

These bits form the upper 16 bits of the base address where the Event Processor code is located.

10.11.53 MDC VCOM Clock Control Register

REG[3068h] M Default = 0000	MDCVCOMCLK Dh	CTL Register					R/W	
		SCRATCH	31 bits 15-10			VCOMCNTRST	VCOMCLKDIS	
15	14	13	12	11	10	9	8	
		•	SCRATCH	B0 bits 7-0			·	
7	6	5	4	3	2	1	0	
bits 15:10	SCRATC These bit	SCRATCHB1 bits [15:10] These bits form the 6-bit scratchpad B1 register.						
bit 9	VCOMC This bit r When thi When thi NOTE: This bit s	NTRST esets the intern s bit = 0, interr s bit = 1, interr The internal 10 hould be 0 for	al 16-bit counten nal 16-bit counten nal 16-bit counten 5-bit counter for the counter to r	er which genera er for VCOM is er for VCOM is r VCOM is held un.	ates the VCOM s not reset. s set to 0x0000. d in 0x0000 sta	output clock to te while this bit	0 0x0000. a is 1.	
bit 8	VCOMCLKDIS This bit gates the clock for the VCOM clock generation circuit. The clock source for the VCOM clock generation circuit is OSC1. When this bit = 0, the clock for the VCOM clock generation circuit is enabled. When this bit = 1, the clock for the VCOM clock generation circuit is disabled (gated off).						or the d off).	
bits 7:0	SCRATCHB0 bits [7:0] These bits form the 8-bit scratchpad B0 register.							

10.11.54 MDC Event Processor Control

REG[306Ah] Default = 000	MDCEPCTRL R	egister					R/W
			n	/a			
15	14	13	12	11	10	9	8
n/a					TRIGSE	L bits 1-0	EPEN
7	6	5	4	3	2	1	0
bits 2:1	TRIGSEI	_ bits [1:0]					

TRIGSEL bits [1:0]

These bits select the trigger signal source to wake up the Event Processor to start executing.

0x0: RTC interrupt

0x1: MDC interrupt

	0x2: any interrupt (logical OR of all interrupts)0x3: GPIO port interrupt
bits 0	EPEN Event Processor enable. When this bit = 1, the event processor is enabled When this bit = 0, the event processor is disabled

10.11.55 Product Code

REG[306Ch] Default = 005F	PRODCODE Re ⁼ h	gister					RO
PRODCODE[15:8]							
15	14	13	12	11	10	9	8
	PRODCODE[7:0]						
7	6	5	4	3	2	1	0
bits 15-0	PRODCO	DDE[15:0] (read	d-only)				

These read-only bits provide the Product Code. Its value is 0x005F.

10.11.56 Revision Code

REG[306Eh] F Default = 0000	REVCODE Regi	ster					RO
n/a							
15	14	13	12	11	10	9	8
	PRODCODE[7:0]						
7	6	5	4	3	2	1	0
bits 7-0	REVCOL	DE[7:0] (read-or	nly)				

These read-only bits provide the Revision Code. Its value is **0x0000**.

10.11.57 MDC Voltage Booster/Regulator Clock Control

REG[3080h] M	DCBSTCLK R	egister					
Default = 0100	n n/a						R/W Scratchpad Bit 1
15	14	13	12	11	10	9	8
Scratchpad Bit 0		CLKDIV bits 2-0)		n/a		CLKSRC
7	6	5	4	3	2	1	0
bit 8	Scratchpa This bit v This bit a Scratchpa This bit v This bit a	Scratchpad Bit 1 This bit will read back whatever is written to it and may be used as a scratchpad bit. This bit always reads 1 on reset. Scratchpad Bit 0 This bit will read back whatever is written to it and may be used as a scratchpad bit. This bit always reads 0 on reset.					
bits 6:4	CLKDIV bits [2:0] These bits select the division ratio of the MDC voltage booster operating clock source.					e.	
	IOSC (C 0x0: 1/1 0x1: 1/2	C LKSRC=0) 16 32		<u>OSC1 (C)</u> 1/1 1/2	<u>LKSRC=1)</u>		

0x2:	1/64	1/4
0x3:	1/128	1/8
0x4:	1/256	1/16
0x5:	1/512	1/32
0x6:	Reserved	1/64
0x7:	Reserved	1/128

bit 0 CLKSRC This bit select the clock source of MDC voltage booster. When this bit = 1, OSC1 is the clock source When this bit = 0, IOSC is the clock source

10.11.58 MDC Power Output Control

REG[3084h] N	IDCBSTPWR R	egister							
Default = 0000	h						R/W		
			n,	/a					
15	14	14 13 12 11 10 9 8							
	n,	n/a VMDBUP BSTON REGECO							
7	6	6 5 4 3 2 1 0							
bit 3	t 3 VMDBUP This bit select the VMD output response speed. When this bit = 1, the VMD output response speed is fast When this bit = 0, the VMD output response speed is normal								
bit 2	BSTON This bit tu When this When this	BSTON This bit turns the voltage booster on and off. When this bit = 1, the voltage booster is turned on When this bit = 0, the voltage booster is turned off (Hi-Z)							
bit 1	REGECO This bit puts the voltage regulator into economy mode. When this bit = 1, the voltage regulator is in economy mode When this bit = 0, the voltage regulator is in normal mode								
bit 0	REGON This bit tu When this When this	REGON This bit turns the voltage regulator on and off. When this bit = 1, voltage regulator is on When this bit = 0, voltage regulator is off							

10.11.59 MDC Voltage Booster/Regulator VMD Output Control

REG[3088h] N		egister					DAA
Default = 0000	n						R/W
n/a	\ \	/MDHVOL bits 2	-0		n/a		VMDHON
15	14	13	12	11	10	9	8
n/a	١	/MDLVOL bits 2-	·0		n/a		VMDLON
7	6	5	4	3	2	1	0
bits 14:12	VMDHV These bit 0x0: 4.3 0x1: 4.4 0x2: 4.5 0x3: 4.6	OL bits [2:0] ss set the VMDF 30V 40V 50V 50V	I output voltag	e level.			
	0x4: 4.7	70V					

	0x5: 4.80V
	0x6: 4.90V
	0x7: 5.00V
bit 8	VMDHON
	This bit controls the VMDH output.
	When this bit = 1, VMDH output is turned on
	When this bit = 0, VMDH output is turned off
bits 6:4	VMDLVOL bits [2:0]
	These bits set the VMDL output voltage level.
	0x0: 2.30V
	0x1: 2.70V
	0x2: 3.00V
	0x3: 3.10V
	0x4: 3.20V
	0x5: 3.30V
	0x6: 3.40V
	0x7: 3.60V
bit 0	VMDLON
	This bit controls the VMDL output.
	When this bit = 1, VMDL output is turned on
	When this bit = 0 , VMDL output is turned off
	-

11. Host Interface

The type of interface can be selected from Indirect 8-bit parallel and SPI/QSPI (single, dual, and quad SPI) by setting the HIFCNF pin. See Section 4.3 for details on HIFCNF.

The command interface between the host MCU and the S1D13C00 is similar to the command interface between an MCU and a serial flash chip. The same read and program (write) command codes are used.

11.1 Indirect 8-bit Parallel Interface

The Indirect 8-bit parallel interface is selected by pulling the HIFCNF pin down to low. The external host MCU uses the 8-bit data bus of this interface to send commands and addresses, and to read/write data to the internal memory bus of the S1D13C00.

Write access from external host MCU

Figure 11.1 shows an example of write access by the external host MCU.

	-				10 10 1		
#HIFCS						$\gamma = 1$	
#HIFWR							
		[A[04.04]]	[A00.401]	(A145.01)	(A17.01)		

Figure 11.1 Indirect 8-bit Write Access Example

The external host MCU asserts the #HIFDE (device enable) signal to start accessing this MCU. The write access sequence consists of a 1-byte command write cycle, a 4-byte address write cycle (the write start address bytes are sent sequentially from the most significant byte (A[31:24]) first), and a data write cycle for one or more data bytes. The write address is automatically incremented every time a data byte is written. When the data write cycle has completed, the external host MCU negates the #HIFDE signal to terminate the write access sequence. The write access sequence can also be terminated by setting the #HIFDE signal to high even if the data write cycle has not completed.

In a write cycle, both the #HIFCS and #HIFWR signals are set to low.

= 0x02

Write commands

In an Indirect 8-bit parallel interface, the external host MCU can send any one of the commands (CMD byte) shown below at the beginning of a write access.

- PAGEPROG
- EXTDUALINFASTPROG = 0xD2
- EXTQUADINFASTPROG = 0x12
- DUALINFASTPROG = 0xA2
- QUADINFASTPROG = 0x32

The S1D13C00 host interface accepts any one of these commands as a "write" command to write data to the internal memory.

Read access from external host MCU

Figure 11.2 shows an example of read access by the external host MCU.



Figure 11.2 Indirect 8-bit Read Access Example

The external host MCU asserts the #HIFDE (device enable) signal to start accessing the S1D13C00. The read access sequence consists of a 1-byte command write cycle, a 4-byte address write cycle (the read start address bytes are sent sequentially from the most significant byte (A[31:24]) first), a 1-byte dummy read cycle, and a data read cycle for one or more data bytes. The read address is automatically incremented every time a data byte is read. When the data read cycle has completed, the external host MCU negates the #HIFDE signal to terminate the read access sequence. The read access sequence can also be terminated by setting the #HIFDE signal to high even if the data read cycle has not completed.

In a read cycle, both the #HIFCS and #HIFRD signals are set to low.

Read commands

In an Indirect 8-bit parallel interface, the external host MCU can send any one of the commands (CMD byte) shown below at the beginning of a read access.

• READ	= 0x03
• FASTREAD	$= 0 \times 0 B$
 DUALOUTFASTREAD 	= 0x3B
 DUALIOFASTREAD 	$= 0 \mathbf{x} \mathbf{B} \mathbf{B}$
QUADOUTFASTREAD	= 0x6B
OUADIOFASTREAD	$= 0 \mathbf{x} \mathbf{E} \mathbf{B}$

The S1D13C00 host interface accepts any one of these commands as a "read" command to read data from the internal memory.

11.2 SPI/QSPI Serial Interface

The SPI/QSPI serial interface is selected by pulling the HIFCNF pin up to high. Furthermore, setting the HSPISEL[1] (HIFD[5]) and HSPISEL[0] (HIFD[4]) pins select the protocol as Single/Extended SPI (HSPISEL[1:0] = $0b1^*$), Dual SPI (HSPISEL[1:0] = 0b10), or Quad SPI (HSPISEL[1:0] = 0b11).

In SPI/QSPI mode, the #HIFDE pin is the active-low #HSPISS (chip-select) input and the #HIFWR pin is the HSPICLK input serial clock. There are 5 types of protocols for SPI/QSPI mode:

- Single protocol: HIFD[0] is HSPIDI input and HIFD[1] is HSPIDO output
- Extended Dual protocol: Command byte is Single protocol, Address bytes are Single or Dual depending on the command, Data bytes are Dual protocol with HIFD[1:0] acting as bidirectional data
- Extended Quad protocol: Command byte is Single protocol, Address bytes are Single or Quad depending on the command, Data bytes are Quad protocol with HIFD[3:0] acting as bidirectional data
- Dual protocol: HIFD[1:0] are bidirectional for Command, Address, and Data bytes
- Quad protocol: HIFD[3:0] are bidirectional for Command, Address, and Data bytes

The following table summarizes the types of SPI/QSPI interfaces supported, associated command bytes, and data lines used:

				Data Lir	nes Used and N	umber of Cloc	k Cycles	
Command	HIFSEL	SPI/QSPI	CMD[7:0]	ADDR[31:24]	ADDR[23:16]	ADDR[15:8]	ADDR[7:0]	DATA[7:0]
	[1:0]	Protocol						
Read (0x03) or		Single	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[1]
FASTREAD (0x0B)		Single	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)
		Cinala	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]
PAGEPROG (0x02)		Single	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)
DUALOUTFASTREAD (0x3B)			HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[1:0]
DUALINFASTPROG (0xA2)	060*	Extended Duel	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(4 clocks)
DUALIOFASTREAD (0xBB)	000	Extended Duar	HIFD[0]	HIFD[1:0]	HIFD[1:0]	HIFD[1:0]	HIFD[1:0]	HIFD[1:0]
EXTDUALINFASTPROG (0xD2)			(8 clocks)	(4 clocks)	(4 clocks)	(4 clocks)	(4 clocks)	(4 clocks)
QUADOUTFASTREAD (0x6B)			HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[0]	HIFD[3:0]
QUADINFASTPROG (0x32)		Extended Oried	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(8 clocks)	(2 clocks)
QUADIOFASTREAD (0xEB)		Extended Quad	HIFD[0]	HIFD[3:0]	HIFD[3:0]	HIFD[3:0]	HIFD[3:0]	HIFD[3:0]
EXTQUADINFASTPROG (0x12)			(8 clocks)	(2 clocks)	(2 clocks)	(2 clocks)	(2 clocks)	(2 clocks)
All read commands	0610	Dual	HIFD[1:0]	HIFD[1:0]	HIFD[1:0]	HIFD[1:0]	HIFD[1:0]	HIFD[1:0]
All write commands	01 00	Duai	(4 clocks)	(4 clocks)	(4 clocks)	(4 clocks)	(4 clocks)	(4 clocks)
All read commands	0611	Qued	HIFD[3:0]	HIFD[3:0]	HIFD[3:0]	HIFD[3:0]	HIFD[3:0]	HIFD[3:0]
All write commands	TTOU	Quad	(2 clocks)	(2 clocks)	(2 clocks)	(2 clocks)	(2 clocks)	(2 clocks)

Table 11.1 SPI/QSPI Host Interfaces

Write access from external host MCU

Figure 11.3 shows an example of write access by the external host MCU.



Figure 11.3 SPI/QSPI Write Access Example

The external host MCU asserts the #HSPISS (slave select) signal to start accessing the S1D13C00. The write access sequence consists of a 1-byte command write, a 4-byte address write (the write start address bytes are sent sequentially from the most significant byte (A[31:24]) first), and a burst write for one or more data bytes. The write address is automatically incremented every time a data byte is written. When the data write has completed, the external host MCU negates the #HSPISS signal to terminate the write access sequence. The

write access sequence can also be terminated by setting the #HSPISS signal to high even if the data write cycle has not completed. For each byte, the MSB (most significant bit) is sent first.

Read access from external host MCU

Figure 11.4 shows an example of read access by the external host MCU.



Figure 11.4 SPI/QSPI Read Access Example

The external host MCU asserts the #HSPISS (slave select) signal to start accessing the S1D13C00. The read access sequence consists of a 1-byte command write, a 4-byte address write (the read start address bytes are sent sequentially from the most significant byte (A[31:24]) first), a 1-byte dummy read, and a burst read for one or more data bytes. The read address is automatically incremented every time a data byte is read. When the data read has completed, the external host MCU negates the #HSPISS signal to terminate the read access sequence. The read access sequence can also be terminated by setting the #HSPISS signal to high even if the data read has not completed.

SPI/QSPI protocols

a. Single/Extended SPI protocol (HSPISEL1 = 0, HSPISEL0 = don't care)

READ/FASTREAD/	PAGEPROG commands
Command byte:	single-bit I/O (8 clocks per byte)
Address bytes:	single-bit I/O (8 clocks per byte)
Data bytes:	single-bit I/O (8 clocks per byte)
DUALOUTFASTRE	EAD/DUALINFASTPROG commands
Command byte:	single-bit I/O (8 clocks per byte)
Address bytes:	single-bit I/O (8 clocks per byte)
Data bytes:	dual-bit I/O (4 clocks per byte)
DUALIOFASTREA	D/EXTDUALINFASTPROG commands
Command byte:	single-bit I/O (8 clocks per byte)
Address bytes:	dual-bit I/O (4 clocks per byte)
Data bytes:	dual-bit I/O (4 clocks per byte)
QUADOUTFASTRE	EAD/QUADINFASTPROG commands:
Command byte:	single-bit I/O (8 clocks per byte)
Address bytes:	single-bit I/O (8 clocks per byte)
Data bytes:	quad-bit I/O (2 clocks per byte)
QUADIOFASTREA	D/EXTQUADINFASTPROG commands:
Command byte:	single-bit I/O (8 clocks per byte)
Address bytes:	quad-bit I/O (2 clocks per byte)
Data bytes:	quad-bit I/O (2 clocks per byte)
-	
Dual SPI protocol (HSPISEL1 = 1, HSPISEL0 = 0)

All commands

Command byte:	dual-bit I/O (4 clocks per byte)
Address bytes:	dual-bit I/O (4 clocks per byte)
Data bytes:	dual-bit I/O (4 clocks per byte)

b.

c. Quad SPI protocol (HSPISEL1 = 1, HSPISEL0 = 1)

All	commands	
All	commands	

Command byte:	quad-bit I/O (2 clocks per byte)
Address bytes:	quad-bit I/O (2 clocks per byte)
Data bytes:	quad-bit I/O (2 clocks per byte)

Data format

 The host interface supports the following SPI/QSPI data format:

 Data length:
 8 bits

 Input/output permutation: MSB first

 Clock phase:
 Mode 0/Mode 3 (data is latched at the rising edge and is shifted at the falling edge)

 Clock polarity:
 Mode 0 (low level at idle)

 Mode 3 (high level at idle)



Figure 11.5 SPI/QSPI Data Format

Read/write Commands

The SPI/QSPI serial interface uses the same commands as the Indirect 8-bit parallel interface.

Writ

Write commands	
PAGEPROG	= 0x02
 EXTDUALINFASTPROG 	= 0xD2 *
 EXTQUADINFASTPROG 	= 0x12 *
 DUALINFASTPROG 	= 0xA2 *
 QUADINFASTPROG 	= 0x32 *
Read commands	
• READ	= 0x03
• FASTREAD	$= 0 \mathbf{x} 0 \mathbf{B}$
 DUALOUTFASTREAD 	= 0x3B *
 DUALIOFASTREAD 	= 0 xBB *

- QUADOUTFASTREAD = 0x6B *
- QUADIOFASTREAD $= 0 \times EB *$

* Extended SPI mode

If a command indicated with * in the list above is received in single SPI mode, the host interface enters extended SPI mode. The address and data bytes used HIFD[1:0] or HIFD[3:0] depending on the command. Please refer Table 11.1.

11.3 Host Access Timings

The SYSCTRL and SYSINTS registers are Asynchronous. They can be accessed (read and write) from the Host MCU with fixed signal timings described in Section 9.2, and the IOSC oscillator in the S1D13C00 does not need to be turned on.

The rest of the registers, internal RAM, and memory-mapped serial flash area are Synchronous. They require the IOSC oscillator to be turned on. Because the Host Interface signals are asynchronous relative to the internal system clock which runs the Synchronous memory/registers, the timing requirements for the Host Interface signals are variable depending on the activity of the S1D13C00's internal busses. The following diagram shows the internal busses of the S1D13C00:



Figure 11.6 S1D13C00 Internal Busses

11.3.1 Internal Bus Matrix (3 Masters, 4 Slaves)

The Bus Matrix connects 3 Masters (3-to-1 Bus Multiplexer, MDC Display Updater, DMAC) to 4 Slaves (RAM, DMAC and MDC Registers, Other Registers, and Memory-Mapped Serial Flash). It allows concurrent active master-slave accesses as long as two masters are not accessing the same slave. If two or more masters are simultaneously trying to access the same slave, the arbitration hardware will grant access to one master and hold off the other masters to wait their turn in a round-robin fashion. Or, if a master is in the middle of an access to a slave and another master wants to access the same slave, it will be held off and needs to wait until the current master is finished.

11.3.2 Internal 3-to-1 Bus Multiplexer (3 Masters)

The 3-to-1 Bus Multiplexer, which is one of the masters of the Bus Matrix, is shared between 3 Masters: MDC Graphics Engine, MDC Event Processor, and MDC Host Interface. The arbitration policy is round-robin. If one master is currently accessing a location in the memory map and another master wants to access any location in the memory map, it will be held off until the current master is finished.

11.3.3 Bus Matrix Slave Access Times

Read or write access to RAM and registers takes 2 system clock cycles.

Read access from Memory-Mapped Serial Flash can take many system clock cycles depending on factors such as QSPI clock speed and transfer size (8-, 16-, or 32-bit). Host reads from Memory-Mapped Serial Flash is not recommended because the Host Interface timing needs to be slowed down by a large amount and the access time is variable by the factors just mentioned. For Host reading of Memory-Mapped Serial Flash data, it is recommend to use the DMA controller (DMAC) to transfer blocks of data to RAM and then reading the data from RAM over the Host Interface.

11.3.4 Bus Activity and Host Access

When the Host MCU accesses RAM or register and there are no other bus masters accessing the same RAM or register, it only takes 2 system clock cycles. However, if one or more other bus master is active and accessing the same Bus Matrix slave (RAM or register), the worst case delay before the Host Interface is granted access to the bus is [2 x nACTIVE] system clock cycles, where nACTIVE is the number of other bus masters actively accessing the same Bus Matrix slave.

Host Access Restriction

If the DMAC and/or MDC Display Updater is actively reading data from Memory-Mapped Serial Flash, the Host MCU can still access RAM or register without any problems because the Bus Matrix has a separate arbitration hardware for each slave, and the accesses do not clash.

However, if the MDC Graphics Engine and/or MDC Event Processor is actively reading from the Memory-Mapped Serial Flash and the Host MCU tries to access RAM or register area, the access will be unreliable because the 3-to-1 Bus Multiplexer allows only one master to be active at a time. If the MDC Graphics Engine or MDC Event Processor is in the middle of a long multi-cycle read from Memory-Mapped Serial Flash, the bus request from the Host will be missed. <u>Therefore, it is recommended that the Host MCU should not access the S1D13C00 while either one of MDC Graphics Engine or MDC Event Processor is actively reading from Memory-Mapped Serial Flash.</u>

12. Real-Time Clock (RTC)

12.1 Overview

The RTC is a real-time clock with a perpetual calendar function. The main features of RTC are outlined below.

- Includes a BCD real-time clock counter to implement a time-of-day clock (second, minute, and hour) and calendar (day, day of the week, month, and year with leap year supported).
- Provides a hold function for reading correct counter values by suspending the real-time clock counter operation.
- 24-hour or 12-hour mode is selectable.
- Capable of controlling the starting and stopping of the time-of-day clock.
- Provides a 30-second correction function to adjust time using a time signal.
- Includes a 1 Hz counter to count 128 to 1 Hz.
- Includes a BCD stopwatch counter with 1/100-second counting supported.
- Provides a theoretical regulation function to correct clock error due to frequency tolerance with no external parts required.



Figure 12.1 shows a block diagram of the RTC.

Figure 12.1 RTC Block Diagram

12.2 Output Pin

An output signal called RTC1S on the shared GPIO port P10 provides the option to monitor the internal 1-second pulse of the RTC for measuring the accuracy of the OSC1 oscillator.

12.3 RTC Operating Clock

RTC uses CLK_RTC, which is generated by the clock generator from OSC1 as the clock source, as its operating clock. RTC is operable when OSC1 is enabled.

12.3.1 Theoretical Regulation Function

The RTC is clocked by a 256 Hz internal clock. This internal 256Hz clock is generated by the OSC1 clock (32.768kHz nominal) divided down by 128 (32768/128 = 256), and it is used to clock an 8-bit counter which counts from 0 to 255. When this counter reaches its maximum value of 255 it rolls over to 0 and generates the RTC1S pulse. If OSC1 has no frequency error, the RTC1S pulse will be generated at a frequency of exactly 1 Hz. However, because of manufacturer variations of the oscillation circuit components and temperature drift, the frequency of the OSC1 oscillator will deviate from its nominal frequency of 32.768 kHz and the RTC1S pulse does not occur at exactly 1-second intervals.

In order to compensate for frequency error, the RTC has a Theoretical Regulation hardware which, when triggered, modifies the 8-bit counter's value in order to maintain the 1 Hz signal of the RTC1S. For example, if the OSC1 oscillator was running at a frequency lower than the nominal frequency of 32.768 kHz, the 8-bit counter would reach the value of 255 at a slower frequency than 1 Hz. To correct this, the Theoretical Regulation hardware, when triggered, will increase the value of the 8-bit counter by a software-programmable value (RTCCTL.RTCTRM[6:0] register) in order to reach the value of 255 faster. The Theoretical Regulation is triggered by writing the desired correction value to the RTCCTL.RTCTRM[6:0] register. The RTCCTL.RTCTRMBSY bit indicates that the Theoretical Regulation is running and the RTCINTF.RTCTRMIF interrupt flag is set to 1 when Theoretical Regulation is finished.

The RTCCTL.RTCTRM[6:0] register value is the 2's complement representation of the Theoretical Regulation correction value, **CV**, and its range is -64 to +63. The Theoretical Regulation circuit can correct the accumulated time error by (**CV** / 256) seconds. Each time Theoretical Regulation is triggered, the 8-bit counter which generates the 256Hz internal clock is "bumped" by the value of CV, and this can be used to compensate for the frequency error of OSC1. The Theoretical Regulation hardware of the RTC can be used to implement a software-based compensation for the OSC1 crystal's frequency error drift over temperature.

12.4 Operations

12.4.1 RTC Control

Follow the sequences shown below to set time to RTC, to read the current time and to set alarm.

Time setting

- 1. Set RTC to 12H or 24H mode using the RTCCTLL.RTC24H bit.
- 2. Write 1 to the RTCCTLL.RTCRUN bit to enable for the real-time clock counter to start counting up.
- 3. Check to see if the RTCCTLL.RTCBSY bit = 0 that indicates the counter is ready to rewrite. If the RTCCTLL.RTCBSY bit = 1, wait until it is set to 0.
- 4. Write the current date and time in BCD code to the control bits listed below. RTCSEC.RTCSH[2:0]/RTCSL[3:0] bits (second) RTCHUR.RTCMIH[2:0]/RTCMIL[3:0] bits (minute) RTCHUR.RTCHH[1:0]/RTCHL[3:0] bits (hour) RTCHUR.RTCAP bit (AM/PM) (effective when RTCCTLL.RTC24H bit = 0) RTCMON.RTCDH[1:0]/RTCDL[3:0] bits (day) RTCMON.RTCDH[1:0]/RTCDL[3:0] bits (day) RTCMON.RTCMOH/RTCMOL[3:0] bits (month) RTCYAR.RTCYH[3:0]/RTCYL[3:0] bits (year) RTCYAR.RTCYK[2:0] bits (day of the week)
 5. Write 1 to the PTCCTLL PTCCAD List (second correction) using a time of
- 5. Write 1 to the RTCCTLL.RTCADJ bit (execute 30-second correction) using a time signal to adjust the time. (For more information on the 30-second correction, refer to "Real-Time Clock Counter Operations.")
- 6. Write 1 to the real-time clock counter interrupt flags in the RTCINTF register to clear them.

7. Write 1 to the interrupt enable bits in the RTCINTE register to enable real-time clock counter interrupts.

Time read

- 1. Check to see if the RTCCTLL.RTCBSY bit = 0. If the RTCCTLL.RTCBSY bit = 1, wait until it is set to 0.
- 2. Write 1 to the RTCCTLL.RTCHLD bit to suspend count-up operation of the real-time clock counter.
- 3. Read the date and time from the control bits listed in "Time setting, Step 4" above.
- 4. Write 0 to the RTCCTLL.RTCHLD bit to resume count-up operation of the real-time clock counter. If a second count-up timing has occurred in the count hold state, the hardware corrects the second counter for +1 second (for more information on the +1 second correction, refer to "Real-Time Clock Counter Operations").

Alarm setting

- 1. Write 0 to the RTCINTE.ALARMIE bit to 0 to disable alarm interrupts.
- Write the alarm time in BCD code to the control bits listed below (a time within 24 hours from the current time can be specified). RTCALM1.RTCSHA[2:0]/RTCSLA[3:0] bits (second)

RTCALM2.RTCMIHA[2:0]/RTCMILA[3:0] bits (minute)

- RTCALM2.RTCHHA[1:0]/RTCHLA[3:0] bits (hour)
- RTCALM2.RTCAPA bit (AM/PM) (effective when RTCCTLL.RTC24H bit = 0)
- 3. Write 1 to the RTCINTF.ALARMIF bit to clear the alarm interrupt flag.
- 4. Write 1 to the RTCINTE.ALARMIE bit to enable alarm interrupts. When the real-time clock counter reaches the alarm time set in Step 2, an alarm interrupt occurs.

12.4.2 Real-Time Clock Counter Operations

The real-time clock counter consists of second, minute, hour, AM/PM, day, month, year, and day of the week counters and it performs counting up using the RTC1S signal. It has the following functions as well.

Recognizing leap years

The leap year recognizing algorithm used in RTC is effective only for Christian Era years. Years within 0 to 99 that can be divided by four without a remainder are recognized as leap years. If the year counter = 0x00, RTC assumes it as a common year. If a leap year is recognized, the count range of the day counter changes when the month counter is set to February.

Corrective operation when a value out of the effective range is set

When a value out of the effective range is set to the year, day of the week, or hour (in 24H mode) counter, the counter will be cleared to 0 at the next count-up timing. When a such value is set to the month, day, or hour (in 12H mode) counter, the counter will be set to 1 at the next count-up timing.

30-second correction

This function is provided to set the time-of-day clock by the time signal. Writing 1 to the RTCCTLL.RTCADJ bit adds 1 to the minute counter if the second counter represents 30 to 59 seconds, or clears the second counter with the minute counter left unchanged if the second counter represents 0 to 29 seconds.

+1 second correction

If a second count-up timing occurred while the RTCCTLL.RTCHLD bit = 1 (count hold state), the real-time clock counter counts up by +1 second (performs +1 second correction) after the counting has resumed by writing 0 to the RTCCTLL.RTCHLD bit.

NOTE: If two or more second count-up timings occurred while the RTCCTLL.RTCHLD bit = 1, the counter is always corrected for +1 second only.

12.4.3 Stopwatch Control

Follow the sequences shown below to start counting of the stopwatch and to read the counter.

Count start

- 1. Write 1 to the RTCSWCTL.SWRST bit to reset the stopwatch counter.
- 2. Write 1 to the stopwatch interrupt flags in the RTCINTF register to clear them.
- 3. Write 1 to the interrupt enable bits in the RTCINTE register to enable stopwatch interrupts.
- 4. Write 1 to the RTCSWCTL.SWRUN bit to start stopwatch count up operation.

Counter read

- 1. Read the count value from the RTCSWCTL.BCD10[3:0] and BCD100[3:0] bits.
- 2. Read again.
 - i. If the two read values are the same, assume that the count values are read correctly.
 - ii. If different values are read, perform reading once more and compare the read value with the previous one.

12.4.4 Stopwatch Count-up Pattern

The stopwatch consists of 1/100-second and 1/10-second counters and these counters perform counting up in increments of approximate 1/100 and 1/10 seconds with the count-up patterns shown in Figure 12.2.



Figure 12.2 Stopwatch Count-Up patterns

12.5 Interrupts

RTC has a function to generate the interrupts shown in Table 12.1.

Interrupt	Interrupt flag	Set Condition	Clear condition
Alarm	RTCAINTF.ALARMIF	Matching between the RTCAALM1–2 register contents and the real-time clock counter contents	Writing 1
1-day	RTCAINTF.T1DAYIF	Day counter count up	Writing 1
1-hour	RTCAINTF.T1HURIF	Hour counter count up	Writing 1
1-minute	RTCAINTF.T1MINIF	Minute counter count up	Writing 1
1-second	RTCAINTF.T1SECIF	Second counter count up	Writing 1
1/2-second	RTCAINTF.T1_2SECIF	See Figure 12.3	Writing 1
1/4-second	RTCAINTF.T1_4SECIF	See Figure 12.3	Writing 1
1/8-second	RTCAINTF.T1_8SECIF	See Figure 12.3	Writing 1
1/32-second	RTCAINTF.T1_32SECIF	See Figure 12.3	Writing 1
Stopwatch 1 Hz	RTCAINTF.SW1IF	1/10-second counter overflow	Writing 1
Stopwatch 10 Hz	RTCAINTF.SW10IF	1/10-second counter count up	Writing 1
Stopwatch 100 Hz	RTCAINTF.SW100IF	1/100-second counter count up	Writing 1
Theoretical regulation completion	RTCAINTF.RTCTRMIF	At the end of theoretical regulation operation	Writing 1





Figure 12.3 RTC Interrupt Timings

NOTES:

- 1-second to 1/32-second interrupts occur after a lapse of 1/256 second from change of the 1 Hz counter value.
- An alarm interrupt occurs after a lapse of 1/256 second from matching between the AM/PM (in 12H mode), hour, minute, and second counter value and the alarm setting value.

The RTCINTE register provides interrupt enable bits corresponding to each interrupt flag. Figure 12.4 shows a diagram of the RTCINT interrupt signal. The RTCINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.





12.6 Control Registers

See Section 10.3 for descriptions of the control registers for RTC.

13. GPIO Ports

13.1 Overview

GPIO controls the I/O ports. The main features are outlined below.

- Allows port-by-port function configurations:
 - Each port can be configured with or without a pull-up or pull-down resistor.
 - Each port can be configured with or without a chattering filter.
 - Allows selection of the function (general-purpose I/O port (GPIO) function, up to four peripheral I/O functions) to be assigned to each port.
- P0x pins are initially placed into Hi-Z state and P1x pins are initially configured as outputs driving low.
- **NOTE:** 'x', which is used in the port names Pxy, register names, and bit names, refers to a port group (x = 0 or 1) and 'y' refers to a port number ($y = 0, 1, 2, \dots, 7$).





Figure 13.1 GPIO Configuration

13.2 I/O Cell Structure and Functions

Figure 13.2 shows the I/O cell configuration.



Figure 13.2 I/O Cell Configuration

13.2.1 Schmitt Input

The input functions are all configured with the Schmitt interface level. When a port is set to input disable status (PORTPxIOEN.PxIENy bit = 0), unnecessary current is not consumed if the Pxy pin is placed into floating status.

13.2.2 Pull-Up/Pull-Down

The GPIO port has a pull-up/pull-down function. Either pull-up or pull-down may be selected for each port individually. This function may also be disabled for the port that does not require pulling up/down. When the port level is switched from low to high through the pull-up resistor included in the I/O cell or from high to low through the pull-down resistor, a delay will occur in the waveform rising/falling edge depending on the time constant by the pull-up/pull-down resistance and the pin load capacitance. The rising/falling time is commonly determined by the following equation:

 $tPR = -RINU \times (CIN + CBOARD) \times ln(1 - VT + /VDD)$ $tPF = -RIND \times (CIN + CBOARD) \times ln(1 - VT - /VDD)$

Where

tPR: Rising time (port level = low \rightarrow high) [second] tPF: Falling time (port level = high \rightarrow low) [second] VT+: High level Schmitt input threshold voltage [V] VT-: Low level Schmitt input threshold voltage [V] RINU/RIND: Pull-up/pull-down resistance [W] CIN: Pin capacitance [F] CBOARD: Parasitic capacitance on the board [F]

13.2.3 CMOS Output and High Impedance State

The I/O cells except for analog output can output signals in the VDD and VSS levels. Also the GPIO ports may be put into high-impedance (Hi-Z) state.

13.3 Clock Settings

13.3.1 GPIO Operating Clock

When using the chattering filter for external GPIO inputs, the GPIO operating clock CLK_GPIO must be supplied to the GPIO module from the clock generator.

The CLK_GPIO clock should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped.
- 2. Write 0x0096 to the SYSPROT.PROT[15:0] bits. (Remove system protection)
- 3. Set the following PORTCLK register bits:
 - PORTCLK.CLKSRC bit (Clock source selection)
 - PORTCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)
- 4. Write a value other than 0x0096 to the SYSPROT.PROT[15:0] bits. (Set system protection)

Settings in Step 3 determine the input sampling time of the chattering filter.

13.4 Operations

13.4.1 Initialization

After a reset, the ports are configured as shown below.

- Port input: P0x and P1x dsabled
- Port output: P0x disabled, P1x enabled driving LOW
- Pull-up: Off
- Pull-down: Off
- Port pins: P0x high impedance state, P1x pins output enabled (low impedance)
- Port function: Configured to GPIO

This status continues until the ports are configured via software.

Initial settings when using a port for a peripheral I/O function

When using the Pxy port for a peripheral I/O function, perform the following software initial settings:

- 1. Set the following PORTPxIOEN register bits:
 - Set the PORTPxIOEN.PxIENy bit to 0. (Disable input)
 - Set the PORTPxIOEN.PxOENy bit to 0. (Disable output)
- 2. Set the PORTPxMODSEL.PxSELy bit to 0. (Disable peripheral I/O function)
- 3. Initialize the peripheral circuit that uses the pin.
- 4. Set the PORTPxFNCSEL.PxyMUX[1:0] bits. (Select peripheral I/O function)
- 5. Set the PORTPxMODSEL.PxSELy bit to 1. (Enable peripheral I/O function)

For the list of the peripheral I/O functions that can be assigned to each port of this IC, refer to the "GPIO Port Registers" section of this document. For the specific information on the peripheral I/O functions, refer to the respective peripheral circuit chapter.

Initial settings when using a port as a general-purpose output port

- When using the Pxy port pin as a general-purpose output pin, perform the following software initial settings:
- 1. Set the PORTPxIOEN.PxOENy bit to 1. (Enable output)
- 2. Set the PORTPxMODSEL.PxSELy bit to 0. (Enable GPIO function)

Initial settings when using a port as a general-purpose input port

When using the Pxy port pin as a general-purpose input pin, perform the following software initial settings:

- Write 0 to the PORTPxINTCTL.PxIEy bit. * (Disable interrupt) 1.
- 2. When using the chattering filter, configure the GPIO operating clock (see "GPIO Operating Clock") and set the PORTPxCHATEN.PxCHATENy bit to 1. * When the chattering filter is not used, set the PORTPxCHATEN.PxCHATENy bit to 0 (supply of the GPIO operating clock is not required).
- 3. Configure the following PORTPxRCTL register bits when pulling up/down the port using the internal pull-up or down resistor:
 - PORTPxRCTL.PxPDPUy bit (Select pull-up or pull-down resistor)
 - Set the PORTPxRCTL.PxRENy bit to 1. (Enable pull-up/down)
 - Set the PORTPxRCTL.PxRENy bit to 0 if the internal pull-up/down resistors are not used.
- 4. Set the PORTPxMODSEL.PxSELy bit to 0. (Enable GPIO function)
- 5. Configure the following bits when using the port input interrupt: *
 - Write 1 to the PORTPxINTF.PxIFy bit. (Clear interrupt flag)
 - PORTPxINTCTL.PxEDGEy bit (Select interrupt edge (input rising edge/falling edge))
 - Set the PORTPxINTCTL.PxIEy bit to 1. (Enable interrupt)
- 6. Set the following PORTPxIOEN register bits:
 - Set the PORTPxIOEN.PxOENy bit to 0. (Disable output)
 - Set the PORTPxIOEN.PxIENy bit to 1. (Enable input)
- * Steps 1 and 5 are required for the ports with an interrupt function. Step 2 is required for the ports with a chattering filter function.

Table 13.1 lists the port status according to the combination of data input/output control and pull-up/down control.
Table 13.1 GPIO Port Control List

PORTPxIOEN.	PORTPxIOEN.	PORTPxRCTL.	PORTPxRCTL.			Pull-up/pull-down
PxIENy bit	PxOENy bit	PxRENy bit	PxPDPUy bit	Input	Output	condition
0	0	0	Х	Disa	abled	Off (Hi-Z) *1
0	0	1	0	Disa	bled	Pulled down
0	0	1	1	Disa	bled	Pulled up
1	0	0	х	Enabled	Disabled	Off (Hi-Z) *2
1	0	1	0	Enabled	Disabled	Pulled down
1	0	1	1	Enabled	Disabled	Pulled up
0	1	0	х	Disabled	Enabled	Off
0	1	1	0	Disabled	Enabled	Off
0	1	1	1	Disabled	Enabled	Off
1	1	1	0	Enabled	Enabled	Off
1	1	1	1	Enabled	Enabled	Off

*1 Initial status. Current does not flow if the pin is placed into floating status.

*2 Use of the pull-up or pull-down function is recommended, as undesired current will flow if the port input is set to floating status.

13.4.2 Port Input/Output Control

Peripheral I/O function control

The port for which a peripheral I/O function is selected is controlled by the peripheral circuit. For more information, refer to the respective peripheral circuit chapter.

Setting output data to a GPIO port

Write data (1 = high output, 0 = low output) to be output from the Pxy pin to the PORTPxDAT.PxOUTy bit.

Reading input data from a GPIO port

The data (1 = high input, 0 = low input) input from the Pxy pin can be read out from the PORTPxDAT.PxINy bit.

Chattering filter function

All ports have a chattering filter function and it can be controlled in each port. This function is enabled by setting the PORTPxCHATEN.PxCHATENy bit to 1. The input sampling time to remove chattering is determined by the CLK_GPIO frequency configured using the PORTCLK register in common to all ports. The chattering filter removes pulses with a shorter width than the input sampling time.

```
Input sampling time = 2 to 3 (1 / CLK_GPIO frequency [Hz]) [second]
```

Make sure the Pxy port interrupt is disabled before altering the PORTCLK register and PORTPxCHATEN. PxCHATENy bit settings. A Pxy port interrupt may erroneously occur if these settings are altered in an interrupt enabled status. Furthermore, enable the interrupt after a lapse of four or more CLK_GPIO cycles from enabling the chattering filter function.

13.5 Interrupts

When the GPIO function is selected for the port with an interrupt function, the port input interrupt function can be used.

Interrupt	Interrupt flag	Set condition	Clear condition
Port input	PORTPxINTF.PxIFy	Rising or falling edge of the input signal	Writing 1
Interrupt	PORTINTFGRP.PxINT	Setting an interrupt flag in the port group	Clearing PORTPxINTF.PxIFy

Table 13.2 Port Input Interrupt Function

Interrupt edge selection

Port input interrupts will occur at the falling edge of the input signal when setting the PORTPxINTCTL. PxEDGEy bit to 1, or the rising edge when setting to 0.

Interrupt enable

GPIO provides interrupt enable bits (PORTPxINTCTL.PxIEy bit) corresponding to each interrupt flag. An interrupt request is enabled only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set.

Interrupt check in port group unit

When interrupts are enabled in two or more port groups, check the PORTINTFGRP.PxINT bit in the interrupt handler first. It helps minimize the handler codes for finding the port that has generated an interrupt. If this bit is set to 1, an interrupt has occurred in the port group. Next, check the PORTPxINTF.PxIFy bit set to 1 in the port group to determine the port that has generated an interrupt. Clearing the PORTPxINTF.PxIFy bit also clears the PORTINTFGRP.PxINT bit. If the port is set to interrupt disabled status by the PORTPxINTCTL. PxIEy bit, the PORTINTFGRP.PxINT bit will not be set even if the PORTPxINTF.PxIFy bit is set to 1.

Figure 13.3 shows a diagram of the PORTINT interrupt signal. The PORTINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 13.3 PORTINT Interrupt Circuit

13.6 Control Registers

See Section 10.4 for descriptions of the control registers for GPIO.

14. 16-bit Timers (T16)

14.1 Overview

T16 is a 16-bit timer. The features of T16 are listed below.

- 16-bit presettable down counter
- Provides a reload data register for setting the preset value.
- A clock source and clock division ratio for generating the count clock are selectable.
- Repeat mode or one-shot mode is selectable.
- Can generate counter underflow interrupts.

There are two T16 channels (T16 CH1 and T16 CH2) in the S1D13C00. T16 CH1 is used as the clock source for the SPI and T16 CH2 is used as the clock source for the QSPI. However, both channels can be also be used as general-purpose timers.

Figure 14.1 shows the configuration of a T16 channel.



Figure 14.1 Configuration of a T16 Channel

14.2 Clock Settings

14.2.1 T16 Operating Clock

When using T16 Ch.n, the T16 Ch.n operating clock CLK_T16_n must be supplied to T16 Ch.n from the clock generator. The CLK_T16_n supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped.
- 2. Set the following T16_nCLK register bits:
 - T16_nCLK.CLKSRC bit (Clock source selection)

- T16_nCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

14.3 Operations

14.3.1 Initialization

T16 Ch.n should be initialized and started counting with the procedure shown below.

- 1. Configure the T16 Ch.n operating clock (see "T16 Operating Clock").
- 2. Set the T16_nCTL.MODEN bit to 1.
- 3. Set the T16_nMOD.TRMD bit.
- 4. Set the T16_nTR register.
- 5. Set the following bits when using the interrupt:
- Write 1 to the T16 nINTF.UFIF bit. (C
 - Set the T16 nINTE.UFIE bit to 1.
- Set the following T16 nCTL register bits:
 - Set the T16_nCTL.PRESET bit to 1.
 - Set the T16_nCTL.PRUN bit to 1.

- (Enable count operation clock)
- (Select operation mode (Repeat mode or One-shot mode)).
- (Set reload data (counter preset data))
- (Clear interrupt flag) (Enable underflow interrupt)
- (Preset reload data to counter) (Start counting)

14.3.2 Counter Underflow

Normally, the T16 counter starts counting down from the reload data value preset and generates an underflow signal when an underflow occurs. This signal is used to generate an interrupt and may be output to a specific peripheral circuit as a clock (T16 Ch.n must be set to repeat mode to generate a clock). The underflow cycle is determined by the T16 Ch.n operating clock setting and reload data (counter initial value) set in the T16_nTR register. The following shows the equations to calculate the underflow cycle and frequency:

$$T = (TR + 1) / f_{CLK_T16_n} \qquad f_T = f_{CLK_T16_n} / (TR + 1)$$

Where

VIICIC	
T:	Underflow cycle [s]
f _T :	Underflow frequency [Hz]
TR:	T16_ <i>n</i> TR register setting
f _{CLK_T16_n} :	T16 CHn operating clock frequency [Hz]

14.3.3 Operations in Repeat Mode

T16 Ch.n enters repeat mode by setting the T16_nMOD.TRMD bit to 0.

In repeat mode, the count operation starts by writing 1 to the T16_nCTL.PRUN bit and continues until 0 is written. A counter underflow presets the T16_nTR register value to the counter, so underflow occurs periodically. Select this mode to generate periodic underflow interrupts or when using the timer to output a trigger/clock to the peripheral circuit.



Figure 14.2 Count Operations in Repeat Mode

14.3.4 Operations in One-shot Mode

T16 Ch.n enters one-shot mode by setting the T16_nMOD.TRMD bit to 1.

In one-shot mode, the count operation starts by writing 1 to the T16_nCTL.PRUN bit and stops after the T16_nTR register value is preset to the counter when an underflow has occurred. At the same time the counter stops, the T16_nCTL.PRUN bit is cleared automatically. Select this mode to stop the counter after an interrupt has occurred once, such as for checking a specific lapse of time.



Figure 14.3 Count Operations in One-shot Mode

14.3.5 Counter Value Read

The counter value can be read out from the T16_nTC.TC[15:0] bits. However, since T16 operates on CLK_T16_n, one of the operations shown below is required to read correctly by the host MCU.

- Read the counter value twice or more and check to see if the same value is read.
- Stop the timer and then read the counter value.

14.4 Interrupt

Each T16 channel has a function to generate the interrupt shown in Table 14.1.

Table 14.1 T16 Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
Underflow	T16_nINTF.UFIF	When the counter underflows	Writing 1

T16 provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set.

Figure 14.4 shows a diagram of the T16_nINT interrupt signal. The T16_nINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 14.4 T16_nINT Interrupt Circuit

14.5 Control Registers

See Section 10.5 and 10.7 for descriptions of the control registers for T16 CH1 and CH2, respectively.

15. SPI Interface

15.1 Overview

SPI is a synchronous serial interface. The features of SPI are listed below.

- Supports both master and slave modes.
- Data length: 2 to 16 bits programmable
- Either MSB first or LSB first can be selected for the data format.
- Clock phase and polarity are configurable.
- Supports full-duplex communications.
- Includes separated transmit data buffer and receive data buffer registers.
- Can generate receive buffer full, transmit buffer empty, end of transmission, and overrun interrupts.
- Can issue a DMA transfer request when a receive buffer full or a transmit buffer empty occurs.
- Master mode allows use of a 16-bit timer to set baud rate.
- Slave mode is capable of being operated with the external input clock SPICLK only.
- Input pins can be pulled up/down with an internal resistor.

Figure 15.1 shows the configuration of the SPI module. It uses either the clock source or the CLK_T16 output of the T16 CH1 timer as its clock source.



Figure 15.1 SPI Configuration

15.2 Input/Output Pins and External Connections

15.2.1 List of Input/Output Pins

Table 15.1 lists the SPI pins.

Pin name	I/O*	Initial status*	Function
SDI	I	I (Hi-Z)	SPI data input pin
SDO	O or Hi-Z	Hi-Z	SPI data output pin
SPICLK	l or O	I (Hi-Z)	SPI external clock input/output pin
#SPISS	I	I (Hi-Z)	SPI slave select signal input pin

Table 15.1 List of SPI Pins

* Indicates the status when the pin is configured for the SPI.

If the port is shared with the SPI pin and other functions, the SPI input/output function must be assigned to the port before activating SPI. For more information, refer to the "GPIO Ports" chapter.

15.2.2 External Connections

SPI operates in master mode or slave mode. Figure 15.2 and Figure 15.3 show connection diagrams between SPI in each mode and external SPI devices.



Figure 15.2 Connections between SPI in Master Mode and External SPI Slave Devices



Figure 15.3 Connections between SPI in Slave Mode and External SPI Master Device
15.2.3 Pin Functions in Master Mode and Slave Mode

The pin functions are changed according to the master or slave mode selection. The differences in pin functions between the modes are shown in Table 15.2.

Pin	Function in master mode	Function in slave mode
SDI	Always placed in	to input state.
SDO	Always placed into output state.	This pin is placed into output state while a low level is applied to the #SPISS pin or placed into Hi-Z state while a high level is applied to the #SPISS pin.
SPICLK	Outputs the SPI clock to external devices. Output clock polarity and phase can be configured if necessary.	Inputs an external SPI clock. Clock polarity and phase can be designated according to the input clock.
#SPISS	Not used. This input function is not required to be assigned to the port. To output the slave select signal in master mode, use a general-purpose I/O port function.	Applying a low level to the #SPISS pin enables SPI to transmit/receive data. While a high level is applied to this pin, SPI is not selected as a slave device. Data input to the SDI pin and the clock input to the SPICLK pin are ignored. When a high level is applied, the transmit/receive bit count is cleared to 0 and the already received bits are discarded.

Table 15.2 Pin Function Differences between Modes

15.2.4 Input Pin Pull-Up/Pull-Down Function

The SPI input pins (SDI in master mode or SDI, SPICLK, and #SPISS pins in slave mode) have a pull-up or pull-down function as shown in Table 15.3. This function is enabled by setting the SPIMOD.PUEN bit to 1.

Table 15.3 Pull-Up or Pull-Down of Input Pins

Pin	Master mode	Slave mode
SDI	Pull-up	Pull-up
SPICLK	-	SPIMOD.CPOL bit = 1: Pull-up SPIMOD.CPOL bit = 0: Pull-down
#SPISS	-	Pull-up

15.3 Clock Settings

15.3.1 SPI Operating Clock

Operating clock in master mode

In master mode, the SPI operating clock is supplied from the 16-bit timer (T16 CH1). The following two options are provided for the clock configuration.

Use the 16-bit timer operating clock without dividing

By setting the SPIMOD.NOCLKDIV bit to 1, the operating clock CLK_T16_1, which is configured by selecting a clock source and a division ratio, for the 16-bit timer channel corresponding to the SPI is input to SPI as CLK_SPI. Since this clock is also used as the SPI clock SPICLK without changing, the CLK_SPI frequency becomes the baud rate. To supply CLK_SPI to SPI, the 16-bit timer clock source must be enabled in the clock generator. It does not matter how the T16_1CTL.MODEN and T16_1CTL.PRUN bits of the corresponding 16-bit timer channel are set (1 or 0). When setting this mode, the timer function of the corresponding 16-bit timer channel may be used for another purpose.

Use the 16-bit timer as a baud rate generator

By setting the SPIMOD.NOCLKDIV bit to 0, SPI inputs the underflow signal generated by the corresponding 16-bit timer channel and converts it to the SPICLK. The 16-bit timer must be run with an appropriate reload data set. The SPICLK frequency (baud rate) and the 16-bit timer reload data are calculated by the equations shown below.

$$f_{SPICLK} = \frac{f_{CLK}_{SPI}}{2 \times (RLD + 1)}$$

$$RLD = \frac{fCLK_SPI}{fSPICLK \times 2} - 1$$

Where

fspiclk: SPICLK frequency [Hz] (= baud rate [bps]) fclk_spi : SPI operating clock frequency [Hz] RLD: 16-bit timer reload data value

Operating clock in slave mode

SPI set in slave mode operates with the clock supplied from the external SPI master to the SPICLK pin. The 16-bit timer channel (including the clock source selector and the divider) corresponding to the SPI channel is not used. Furthermore, the SPIMOD.NOCLKDIV bit setting becomes ineffective. SPI keeps operating using the clock supplied from the external SPI master even if all the internal clocks are halted, so SPI can receive data and can generate receive buffer full interrupts.

15.3.2 SPI Clock (SPICLK) Phase and Polarity

The SPICLK phase and polarity can be configured separately using the SPIMOD.CPHA bit and the SPIMOD.CPOL bit, respectively. Figure 15.4 shows the clock waveform and data input/output timing in each setting.



Figure 15.4 SPI Clock Phase and Polarity (SPIMOD.LSBFST bit = 0, SPIMOD.CHLN[3:0] bits = 0x7)

15.4 Data Format

The SPI data length can be selected from 2 bits to 16 bits by setting the SPIMOD.CHLN[3:0] bits. The input/ output permutation is configurable to MSB first or LSB first using the SPIMOD.LSBFST bit. Figure 15.5 shows a data format example when the SPIMOD.CHLN[3:0] bits = 0x7, the SPIMOD.CPOL bit = 0 and the SPIMOD.CPHA bit = 0.

	Cycle No.	1	2	3	4	5	6	7	8
SPIMOD.	SPICLK _								
	SDO _	Dw7	Dw6	Dw5	Dw4	Dw3	Dw2	Dw1	Dw0
U	∫ sdi _	Dr7	Dr6	Dr5	Dr4	Dr3	Dr2	Dr1	Dr0
	SDO _	Dw0	Dw1	Dw2	Dw3	Dw4	Dw5	Dw6	Dw7
1.		Dr0	Dr1	Dr2	Dr3	Dr4	Dr5	Dr6	Dr7
	Г	Writing Dw(7:01 to the	e SPITXD r	egister		Load	dina Drf7:01 ta	the SPIRXD	† register

Figure 15.5 Data Format Selection Using the SPIMOD.LSBFST Bit (SPIMOD.CHLN[3:0] bits = 0x7, SPIMOD.CPOL bit = 0, SPIMOD.CPHA bit = 0)

15.5 Operations

15.5.1 Initialization

SPI should be initialized with the procedure shown below.

- 7. <Master mode only> Generate a clock by controlling the 16-bit timer and supply it to SPI.
- 8. Configure the following SPIMOD register bits:
 - SPIMOD.PUEN bit (Enable input pin pull-up/down)
 - SPIMOD.NOCLKDIV bit (Select master mode operating clock)
 - SPIMOD.LSBFST bit (Select MSB first/LSB first)
 - SPIMOD.CPHA bit (Select clock phase)
 - SPIMOD.CPOL bit (Select clock polarity)
 - SPIMOD.MST bit (Select master/slave mode)
- 9. Assign the SPI input/output function to the ports. (Refer to the "GPIO Ports" chapter.)
- 10. Set the following SPICTL register bits:
 - Set the SPICTL.SFTRST bit to 1. (Execute software reset)
 - Set the SPICTL.MODEN bit to 1. (Enable SPI operations)
- 11. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the SPIINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the SPIINTE register to 1. * (Enable interrupts)

* The initial value of the SPIINTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the SPIINTE.TBEIE bit is set to 1.

12. Configure the DMA controller and set the following SPI control bits when using DMA transfer:
- Write 1 to the DMA transfer request enable bits in the SPITBEDMAEN and SPIRBFDMAEN registers. (Enable DMA transfer requests)

15.5.2 Data Transmission in Master Mode

A data sending procedure and operations in master mode are shown below. Figure 15.6 and Figure 15.7 show a timing chart and a flowchart, respectively.

Data sending procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPIINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write transmit data to the SPITXD register.
- 4. Wait for an SPI interrupt when using the interrupt.
- 5. Repeat Steps 2 to 4 (or 2 and 3) until the end of transmit data.
- 6. Negate the slave select signal by controlling the general-purpose output port (if necessary).

Data sending operations

SPI starts data sending operations when transmit data is written to the SPITXD register. The transmit data in the SPITXD register is automatically transferred to the shift register and the SPIINTF.TBEIF bit is set to 1. If the SPIINTE.TBEIE bit = 1 (transmit buffer empty interrupt enabled), a transmit buffer empty interrupt occurs at the same time.

The SPICLK pin outputs clocks of the number of the bits specified by the SPIMOD.CHLN[3:0] bits and the transmit data bits are output in sequence from the SDO pin in sync with these clocks.

Even if the clock is being output from the SPICLK pin, the next transmit data can be written to the SPITXD register after making sure the SPIINTF.TBEIF bit is set to 1.

If transmit data has not been written to the SPITXD register after the last clock is output from the SPICLK pin, the clock output halts and the SPIINTF.TENDIF bit is set to 1. At the same time SPI issues an end-of-transmission interrupt request if the SPIINTE.TENDIE bit = 1.



Figure 15.6 Example of Data Sending Operations in Master Mode (SPIMOD.CHLN[3:0] bits = 0x7)



Figure 15.7 Data Transmission Flowchart in Master Mode

Data transmission using DMA

By setting the SPITBEDMAEN.TBEDMAENx bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and transmit data is transferred from the specified memory to the SPITXD register via DMA Ch.x when the SPIINTF.TBEIF bit is set to 1 (transmit buffer empty). This automates the procedure from Step 2 to Step 5 described above.

The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance so that transmit data will be transferred to the SPITXD register. For more information on DMA, refer to the "DMA Controller" chapter.

Item		Setting example
End pointer	Transfer source	Memory address in which the last transmit data is stored
	Transfer destination	SPITXD register address
Control data	dst_inc	0x3 (no increment)
	dst_size	0x1 (halfword)
	src_inc	0x1 (+2)
	src_size	0x1 (halfword)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

Table AF A DNAA Date		- Franking /frank AC hill	Dete Trenerie dian)
Table 15.4 DIMA Data	a Structure Configuratio	n Example (for 16-bit i	Data Transmission)

15.5.3 Data Reception in Master Mode

A data receiving procedure and operations in master mode are shown below. Figure 15.8 and Figure 15.9 show a timing chart and flowcharts, respectively.

Data receiving procedure

- 1. Assert the slave select signal by controlling the general-purpose output port (if necessary).
- 2. Check to see if the SPIINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 3. Write dummy data (or transmit data) to the SPITXD register.
- 4. Wait for a transmit buffer empty interrupt (SPIINTF.TBEIF bit = 1).
- 5. Write dummy data (or transmit data) to the SPITXD register.
- 6. Wait for a receive buffer full interrupt (SPIINTF.RBFIF bit = 1).
- 7. Read the received data from the SPIRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Negate the slave select signal by controlling the general-purpose output port (if necessary).
- **Note:** To perform continuous data reception without stopping SPICLK, Steps 7 and 5 operations must be completed within the SPICLK cycles equivalent to "Data bit length 1" after Step 6.

Data receiving operations

SPI starts data receiving operations simultaneously with data sending operations when transmit data (may be dummy data if data transmission is not required) is written to the SPITXD register.

The SPICLK pin outputs clocks of the number of the bits specified by the SPIMOD.CHLN[3:0] bits. The transmit data bits are output in sequence from the SDOn pin in sync with these clocks and the receive data bits input from the SDI pin are shifted into the shift register.

When the last clock is output from the SPICLK pin and receive data bits are all shifted into the shift register, the received data is transferred to the receive data buffer and the SPIINTF.RBFIF bit is set to 1. At the same time SPI issues a receive buffer full interrupt request if the SPIINTE.RBFIE bit = 1. After that, the received data in the receive data buffer can be read through the SPIRXD register.

Note: If data of the number of the bits specified by the SPIMOD.CHLN[3:0] bits is received when the SPIINTF.RBFIF bit is set to 1, the SPIRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPIINTF.OEIF bit is set.



Figure 15.8 Example of Data Receiving Operations in Master Mode (SPIMOD.CHLN[3:0] bits = 0x7)



Figure 15.9 Data Reception Flowcharts in Master Mode

Data reception using DMA

For data reception, two DMA controller channels should be used to write dummy data to the SPITXD register as a reception start trigger and to read the received data from the SPIRXD register.

By setting the SPITBEDMAEN.TBEDMAENx1 bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and dummy data is transferred from the specified memory to the SPITXD register via DMA Ch.x1 when the SPIINTF.TBEIF bit is set to 1 (transmit buffer empty).

By setting the SPIRBFDMAEN.RBFDMAENx2 bit to 1 (DMA transfer request enabled), a DMA transfer

request is sent to the DMA controller and the received data is transferred from the SPIRXD register to the specified memory via DMA Ch.x2 when the SPIINTF.RBFIF bit is set to 1 (receive buffer full). This automates the procedure from Step 2 to Step 8 described above.

The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance. For more information on DMA, refer to the "DMA Controller" chapter.

Table 15.5 DMA Data Structure Configuration Example (for Writing 16-bit Dummy Transmit Data)

	Item	Setting example
End pointer	Transfer source	Memory address in which dummy data is stored
	Transfer destination	SPITXD register address
Control data	dst_inc	0x3 (no increment)
	dst_size	0x1 (halfword)
	src_inc	0x3 (no increment)
	src_size	0x1 (halfword)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

Table 15.6 DMA Data Structure Configuration Example (for 16-bit Data Reception)

	Item	Setting example
End pointer	Transfer source	SPIRXD register address
	Transfer destination	Memory address to which the last received data is stored
Control data	dst_inc	0x1 (+2)
	dst_size	0x1 (halfword)
	src_inc	0x3 (no increment)
	src_size	0x1 (halfword)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

15.5.4 Terminating Data Transfer in Master Mode

A procedure to terminate data transfer in master mode is shown below.

- 1. Wait for an end-of-transmission interrupt (SPIINTF.TENDIF bit = 1).
- 2. Set the SPICTL.MODEN bit to 0 to disable the SPI operations.
- 3. Stop the 16-bit timer to disable the clock supply to SPI.

15.5.5 Data Transfer in Slave Mode

A data sending/receiving procedure and operations in slave mode are shown below. Figure 15.10 and Figure 15.11 show a timing chart and flowcharts, respectively.

Data sending procedure

- 1. Check to see if the SPIINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the SPITXD register.
- 3. Wait for a transmit buffer empty interrupt (SPIINTF.TBEIF bit = 1).
- 4. Repeat Steps 2 and 3 until the end of transmit data.
- **Note:** Transmit data must be written to the SPITXD register after the SPIINTF.TBEIF bit is set to 1 by the time the sending SPITXD register data written is completed. If no transmit data is written during this period, the data bits input from the SDI pin are shifted and output from the SDO pin without being modified.

Data receiving procedure

- 1. Wait for a receive buffer full interrupt (SPIINTF.RBFIF bit = 1).
- 2. Read the received data from the SPIRXD register.
- 3. Repeat Steps 1 and 2 until the end of data reception.

Data transfer operations

The following shows the slave mode operations different from master mode:

- Slave mode operates with the SPI clock supplied from the external SPI master to the SPICLK pin. The data transfer rate is determined by the SPICLK frequency. It is not necessary to control the 16-bit timer.
- SPI can operate as a slave device only when the slave select signal input from the external SPI master to the #SPISS pin is set to the active (low) level.

If #SPISS = high, the software transfer control, the SPICLK pin input, and the SDI pin input are all ineffective. If the #SPISS signal goes high during data transfer, the transfer bit counter is cleared and data in the shift register is discarded.

• Slave mode starts data transfer when SPICLK is input from the external SPI master after the #SPISS signal is asserted. Writing transmit data is not a trigger to start data transfer. Therefore, it is not necessary to write dummy data to the transmit data buffer when performing data reception only.

NOTES:

- If data of the number of bits specified by the SPIMOD.CHLN[3:0] bits is received when the SPIINTF.RBFIF bit is set to 1, the SPIRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the SPIINTF.OEIF bit is set.
- When the clock for the first bit is input from the SPICLK pin, SPI starts sending the data currently stored in the shift register even if the SPIINTF.TBEIF bit is set to 1.



Figure 15.10 Example of Data Transfer Operations in Slave Mode (SPIMOD.CHLN[3:0] bits = 0x7)



Figure 15.11 Data Transfer Flowcharts in Slave Mode

15.5.6 Terminating Data Transfer in Slave Mode

A procedure to terminate data transfer in slave mode is shown below.

- 1. Wait for an end-of-transmission interrupt (SPIINTF.TENDIF bit = 1). Or determine end of transfer via the received data.
- 2. Set the SPICTL.MODEN bit to 0 to disable the SPI operations.

15.6 Interrupts

SPI has a function to generate the interrupts shown in Table 15.7.

Interrupt Interrupt flag Set condition **Clear condition** End of transmission SPIINTF.TENDIF When the SPIINTF.TBEIF bit = 1 after data of the specified Writing 1 bit length (defined by the SPIMOD.CHLN[3:0] bits) has been sent Receive buffer full SPIINTF.RBFIF When data of the specified bit length is received and the Reading the received data is transferred from the shift register to the SPIRXD register received data buffer Transmit buffer SPIINTF.TBEIF When transmit data written to the transmit data buffer is Writing to the empty transferred to the shift register SPITXD register Overrun error SPIINTF.OEIF When the receive data buffer is full (when the received Writing 1 data has not been read) at the point that receiving data to the shift register has completed



SPI provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the Host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. The SPIINTF register also contains the BSY bit that indicates the SPI operating status. Figure 15.12 shows the SPIINTF.BSY and SPIINTF.TENDIF bit set timings.



Figure 15.12 SPIINTF.BSY and SPIINTF.TENDIF Bit Set Timings (when SPIMOD.CHLN[3:0] bits = 0x7)

Figure 15.13 shows a diagram of the SPIINT interrupt signal. The SPIINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 15.13 SPIINT Interrupt Circuit

15.7 DMA Transfer Requests

The SPI has a function to generate DMA transfer requests from the causes shown in Table 15.8.

Table 15 8 DMA	Transfer Reque	est Causes of SPI
10.0 0101	manoror moguo	

Cause to request DMA transfer	DMA transfer request flag	Set condition	Clear condition
Receive buffer full	Receive buffer full flag (SPIINTF.RBFIF)	When data of the specified bit length is received and the received data is transferred from the shift register to the received data buffer	Reading the SPIRXD register
Transmit buffer empty	Transmit buffer empty flag (SPIINTF.TBEIF)	When transmit data written to the transmit data buffer is transferred to the shift register	Writing to the SPITXD register

The SPI provides DMA transfer request enable bits corresponding to each DMA transfer request flag shown above for the number of DMA channels. A DMA transfer request is sent to the pertinent channel of the DMA controller only when the DMA transfer request flag, of which DMA transfer has been enabled by the DMA transfer request enable bit, is set. The DMA transfer request flag also serves as an interrupt flag, therefore, both the DMA transfer request and the interrupt cannot be enabled at the same time. After a DMA transfer has completed, disable the DMA transfer to prevent unintended DMA transfer requests from being issued. For more information on the DMA control, refer to the "DMA Controller" chapter.

15.8 Control Registers

See Section 10.5 for descriptions of the control registers for SPI.

16. I2C Interface

16.1 Overview

The I2C is a subset of the I2C bus interface. The features of the I2C are listed below.

- Functions as an I2C bus master (single master) or a slave device.
- Supports standard mode (up to 100 kbit/s) and fast mode (up to 400 kbit/s).
- Supports 7-bit and 10-bit address modes.
- Supports clock stretching.
- Includes a baud rate generator for generating the clock in master mode.
- No clock source is required to run the I2C in slave mode, as it can run with the I2C bus signals only and generate an interrupt when data is received.
- Master mode supports automatic bus clear sending function.
- Can generate receive buffer full, transmit buffer empty, and other interrupts.
- Can issue a DMA transfer request when a receive buffer full or a transmit buffer empty occurs.



Figure 16.1 shows the I2C configuration.

Figure 16.1 I2C Configuration

16.2 Input/Output Pins and External Connections

16.2.1 List of Input/Output Pins

Table 16.1 lists the I2C pins.

Pin name	I/O*	Initial status*	Function
SDA	I/O	I	I2C bus serial data input/output pin
SCL	I/O	I	I2C bus clock input/output pin

Table 16.1 List of I2C Pins

* Indicates the status when the pin is configured for the I2C.

If the port is shared with the I2C pin and other functions, the I2C input/output function must be assigned to the port before activating the I2C. For more information, refer to the "GPIO Ports" chapter.

16.2.2 External Connections

Figure 16.2 shows a connection diagram between the I2C in this IC and external I2C devices.

The serial data (SDA) and serial clock (SCL) lines must be pulled up with an external resistor.

When the I2C is set into master mode, one or more slave devices that have a unique address may be connected to the I2C bus. When the I2C is set into slave mode, one or more master and slave devices that have a unique address may be connected to the I2C bus.



Figure 16.2 Connections between I2C and External I2C Devices

Note:

- The SDA and SCL lines must be pulled up to a VDD of this IC or lower voltage. However, if the I2C input/output ports are configured with the over voltage tolerant fail-safe type I/O, these lines can be pulled up to a voltage exceeding the VDD of this IC but within the recommended operating voltage range of this IC.
- The internal pull-up resistors for the I/O ports cannot be used for pulling up SDA and SCL.
- When the I2C is set into master mode, no other master device can be connected to the I2C bus.

16.3 Clock Settings

16.3.1 I2C Operating Clock

Master mode operating clock

When using the I2C in master mode, the I2C operating clock CLK_I2C must be supplied to the I2C from the clock generator. The CLK_I2C supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped.
- 2. Set the following I2CCLK register bits:
 - I2CCLK.CLKSRC[1:0] bits (Clock source selection)
 - I2CCLK.CLKDIV[1:0] bits (Clock division ratio selection = Clock frequency setting)

The I2C operating clock should be selected so that the baud rate generator will be configured easily.

Slave mode operating clock

The I2C set to slave mode uses the SCL supplied from the I2C master as its operating clock. The clock setting by the I2CCLK register is ineffective.

The I2C keeps operating using the clock supplied from the external I2C master even if all the internal clocks are stopped, so the I2C can receive data and can generate receive buffer full interrupts.

16.3.2 Baud Rate Generator

The I2C includes a baud rate generator to generate the serial clock SCL used in master mode. The I2C set to slave mode does not use the baud rate generator, as it operates with the serial clock input from the SCL pin.

Setting data transfer rate (for master mode)

The transfer rate is determined by the I2CBR.BRT[6:0] bit settings. Use the following equations to calculate the setting values for obtaining the desired transfer rate.

$$\begin{split} bps &= f_{CLK_I2C} \, / \, (\, (BRT + 3) \; x \; 2 \;) \\ BRT &= (f_{CLK_I2C} \, / \, (bps \; x \; 2)) - 3 \end{split}$$

Where

bps:	Data transfer rate [bit/s]
f _{CLK_I2C} :	I2C operating clock frequency [Hz]
BRT:	I2CBRT[6:0] bits setting value (1 to 127)

* The equations above do not include SCL rising/falling time and delay time by clock stretching.

Note: The I2C bus transfer rate is limited to 100 kbit/s in standard mode or 400 kbit/s in fast mode. Do not set a transfer rate exceeding the limit.

Baud rate generator clock output and operations for supporting clock stretching

Figure 16.3 shows the clock generated by the baud rate generator and the clock waveform on the I2C bus.



Figure 16.3 Baud Rate Generator Output Clock and SCL Output Waveform

The baud rate generator output clock SCLO is compared with the SCL pin status and the results are returned to the baud rate generator. If a mismatch has occurred between SCLO and SCL pin levels, the baud rate generator suspends counting. This extends the clock to control data transfer during the SCL signal rising/falling period and clock stretching period in which SCL is fixed at low by a slave device.

16.4 Operations

16.4.1 Initialization

The I2C should be initialized with the procedure shown below.

When using the I2C in master mode

- 1. Configure the operating clock and the baud rate generator using the I2CCLK and I2CBR registers.
- 2. Assign the I2C input/output function to the ports. (Refer to the "GPIO Ports" chapter.)
- 3. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the I2CINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the I2CINTE register to 1. (Enable interrupts)
- 4. Set the following I2CCTL register bits:
 - Set the I2CCTL.MST bit to 1. (Set master mode)
 - Set the I2CCTL.SFTRST bit to 1. (Execute software reset)
 - Set the I2CCTL.MODEN bit to 1. (Enable I2C operations)

When using the I2C in slave mode

- 1. Set the following I2CMOD register bits:
 - I2CMOD.OADR10 bit (Set 10/7-bit address mode)
 - I2CMOD.GCEN bit (Enable response to general call address)
- 2. Set its own address to the I2COADR.OADR[9:0] (or OADR[6:0]) bits.
- 3. Assign the I2C Ch.n input/output function to the ports. (Refer to the "GPIO Ports" chapter.)
- 4. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the I2CINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the I2CINTE register to 1. (Enable interrupts)
- 5. Set the following I2C_nCTL register bits:
 - Set the I2CCTL.MST bit to 0. (Set slave mode)
 - Set the I2CCTL.SFTRST bit to 1. (Execute software reset)
 - Set the I2CCTL.MODEN bit to 1. (Enable I2C operations)

16.4.2 Data Transmission in Master Mode

A data sending procedure in master mode and the I2C operations are shown below. Figure 16.4 and Figure 16.5 show an operation example and a flowchart, respectively.

Data sending procedure

- 1. Issue a START condition by setting the I2CCTL.TXSTART bit to 1.
- 2. Wait for a transmit buffer empty interrupt (I2CINTF.TBEIF bit = 1) or a START condition interrupt (I2CINTF.STARTIF bit = 1).

Clear the I2CINTF.STARTIF bit by writing 1 after the interrupt has occurred.

- 3. Write the 7-bit slave address to the I2CTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CTXD.TXD0 bit.
- 4. (When DMA is used) Configure the DMA controller and set a DMA transfer request enable bit in the I2CTBEDMAEN register to 1 (DMA transfer request enabled). (This automates the data sending procedure Steps 5, 6, and 8.)
- 5. (When DMA is not used) Wait for a transmit buffer empty interrupt (I2CINTF.TBEIF bit = 1) generated when an ACK is received.
- 6. (When DMA is not used) Write transmit data to the I2CTXD register.
- 7. If a NACK reception interrupt (I2CINTF.NACKIF bit = 1) has occurred, go to Step 9 or 1 after clearing the I2CINTF.NACKIF bit.
- 8. (When DMA is not used) Repeat Steps 5 and 6 until the end of transmit data.
- 9. Issue a STOP condition by setting the I2CCTL.TXSTOP bit to 1.
- 10. Wait for a STOP condition interrupt (I2CINTF.STOPIF bit = 1). Clear the I2CINTF.STOPIF bit by writing 1 after the interrupt has occurred.

Data sending operations

Generating a START condition

The I2C starts generating a START condition when the I2CCTL.TXSTART bit is set to 1. When the generating operation has completed, the I2C clears the I2CCTL.TXSTART bit to 0 and sets both the I2CINTF.STARTIF and I2CINTF.TBEIF bits to 1.

Sending slave address and data

If the I2CINTF.TBEIF bit = 1, a slave address or data can be written to the I2CTXD register. The I2C pulls down SCL to low and enters standby state until data is written to the I2CTXD register. The writing operation triggers the I2C to send the data to the shift register automatically and to output eight clock pulses and data bits to the I2C bus.

When the slave device returns an ACK as the response, the I2CINTF.TBEIF bit is set to 1. After this interrupt occurs, the subsequent data may be sent or a STOP/repeated START condition may be issued to terminate transmission. If the slave device returns NACK, the I2CINTF.NACKIF bit is set to 1 without setting the I2CINTF.TBEIF bit.

Generating a STOP/repeated START condition

After the I2CINTF.TBEIF bit is set to 1 (transmit buffer empty) or the I2CINTF.NACKIF bit is set to 1 (NACK received), setting the I2CCTL.TXSTOP bit to 1 generates a STOP condition. When the bus free time (tBUF defined in the I2C Specifications) has elapsed after the STOP condition has been generated, the I2CCTL.TXSTOP bit is cleared to 0 and the I2CINTF.STOPIF bit is set to 1.

When setting the I2CCTL.TXSTART bit to 1 while the I2CINTF.TBEIF bit = 1 (transmit buffer empty) or the I2CINTF.NACKIF bit = 1 (NACK received), the I2C generates a repeated START condition. When the repeated START condition has been generated, the I2CINTF.STARTIF and I2CINTF.TBEIF bits are both set to 1 same as when a START condition has been generated.



Figure 16.4 Example of Data Sending Operations in Master Mode



Figure 16.5 Master Mode Data Transmission Flowchart

Data transmission using DMA

By setting the I2CTBEDMAEN.TBEDMAENx bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and transmit data is transferred from the specified memory to the I2CTXD register via DMA Ch.x when the I2CINTF.TBEIF bit is set to 1 (transmit buffer empty).

This automates the data sending procedure from Steps 5, 6, and 8 described above.

The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance so that transmit data will be transferred to the I2CTXD register. For more information on DMA, refer to the "DMA Controller" chapter.

Table 16.2 DMA Data Structure Configuration Example (for Data Transmission)

	Item	Setting example
End pointer	Transfer source	Memory address in which the last transmit data is stored
	Transfer destination	I2CTXD register address
Control data	dst_inc	0x3 (no increment)
	dst_size	0x0 (byte)
	src_inc	0x0 (+1)
	src_size	0x0 (byte)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

16.4.3 Data Reception in Master Mode

A data receiving procedure in master mode and the I2C operations are shown below. Figure 16.6 and Figure 16.7 show an operation example and a flowchart, respectively.

Data receiving procedure

- 1. Issue a START condition by setting the I2CCTL.TXSTART bit to 1.
- 2. Wait for a transmit buffer empty interrupt (I2C_nINTF.TBEIF bit = 1) or a START condition interrupt (I2CINTF.STARTIF bit = 1).
 - Clear the I2CINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 3. Write the 7-bit slave address to the I2CTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2CTXD.TXD0 bit.
- 4. (When DMA is used) Configure the DMA controller and set a DMA transfer request enable bit in the I2CRBFDMAEN register to 1 (DMA transfer request enabled). (This automates the data receiving procedure Steps 5, 7, and 9.)
- 5. (When DMA is not used) Wait for a receive buffer full interrupt (I2CINTF.RBFIF bit = 1) generated when a one-byte reception has completed.
- 6. Perform one of the operations below when the last or next-to-last data is received.
 - i. When the next-to-last data is received, write 1 to the I2CCTL.TXNACK bit to send a NACK after the last data is received, and then go to Step 7.
 - ii. When the last data is received, read the received data from the I2CRXD register and set the I2CCTL.TXSTOP to 1 to generate a STOP condition. Then go to Step 10.
- 7. (When DMA is not used) Read the received data from the I2CRXD register.
- 8. If a NACK reception interrupt (I2CINTF.NACKIF bit = 1) has occurred, clear the I2CINTF.NACKIF bit and issue a STOP condition by setting the I2CCTL.TXSTOP bit to 1. Then go to Step 10 or Step 1 if making a retry.
- 9. (When DMA is not used) Repeat Steps 5 to 7 until the end of data reception.
- 10. Wait for a STOP condition interrupt (I2CINTF.STOPIF bit = 1). Clear the I2CINTF.STOPIF bit by writing 1 after the interrupt has occurred.

Data receiving operations

Generating a START condition

It is the same as the data transmission in master mode.

Sending slave address

It is the same as the data transmission in master mode. Note, however, that the I2CTXD.TXD0 bit must be set to 1 that represents READ as the data transfer direction to issue a request to the slave to send data.

Receiving data

After the slave address has been sent, the slave device sends an ACK and the first data. The I2C sets the I2CINTF.RBFIF bit to 1 after the data reception has completed. Furthermore, the I2C returns an ACK. To return a NACK, such as for a response after the last data has been received, write 1 to the I2CCTL.TXNACK bit before the I2CINTF.RBFIF bit is set to 1.

The received data can be read out from the I2CRXD register after a receive buffer full interrupt has occurred. The I2C pulls down SCL to low and enters standby state until data is read out from the I2CRXD register.

This reading triggers the I2C to start subsequent data reception.

Generating a STOP or repeated START condition

It is the same as the data transmission in master mode.



Figure 16.6 Example of Data Receiving Operations in Master Mode



Figure 16.7 Master Mode Data Reception Flowchart

Data reception using DMA

By setting the I2CRBFDMAEN.RBFDMAENx bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and the received data is transferred from the I2CRXD register to the specified memory via DMA Ch.x when the I2CINTF.RBFIF bit is set to 1 (receive buffer full). This automates the data receiving procedure Steps 5, 7, and 9 described above.

The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance. For more information on DMA, refer to the "DMA Controller" chapter.

Table 16.3 DMA Data Structure	Configuration Exam	mple (for Data Reception)
-------------------------------	--------------------	---------------------------

	Item	Setting example	
End pointer Transfer source		I2CRXD register address	
	Transfer destination	Memory address to which the last received data is stored	
Control data	dst_inc	0x0 (+1)	
	dst_size	0x0 (byte)	
	src_inc	0x3 (no increment)	
	src_size	0x0 (byte)	
	R_power	0x0 (arbitrated for every transfer)	
	n_minus_1	Number of transfer data	
	cycle_ctrl	0x1 (basic transfer)	

16.4.4 10-bit Addressing in Master Mode

A 10-bit address consists of the first address that contains two high-order bits and the second address that contains eight low-order bits.

7-bit address	
	$\underbrace{\begin{array}{c cccccccccccccccccccccccccccccccccc$
	1: READ (Slave \rightarrow Master)
10-bit address	
First address	D7 D6 D5 D4 D3 D2 D1 D0 1 1 1 1 1 0 A9 A8 R/W
	Two high-order slave address bits
Second address	D7 D6 D5 D4 D3 D2 D1 D0 (A7) A6) (A5) A4) (A3) A2) (A1) A0
	Eight low-order slave address bits

Figure 16.8 10-bit Address Configuration

The following shows a procedure to start data transfer in 10-bit address mode when the I2C is placed into master mode (see the 7-bit mode descriptions above for control procedures when a NACK is received or sending/ receiving data). Figure 16.4.4.2 shows an operation example.

Starting data transmission in 10-bit address mode

- 1. Issue a START condition by setting the I2CCTL.TXSTART bit to 1.
- 2. Wait for a transmit buffer empty interrupt (I2CINTF.TBEIF bit = 1) or a START condition interrupt (I2CINTF.STARTIF bit = 1).
 - Clear the I2CINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 3. Write the first address to the I2CTXD.TXD[7:1] bits and 0 that represents WRITE as the data transfer direction to the I2CTXD.TXD0 bit.
- 4. Wait for a transmit buffer empty interrupt (I2CINTF.TBEIF bit = 1).
- 5. Write the second address to the I2CTXD.TXD[7:0] bits.
- 6. Wait for a transmit buffer empty interrupt (I2CINTF.TBEIF bit = 1).
- 7. Perform data transmission.

Starting data reception in 10-bit address mode

1 to 6. These steps are the same as the data transmission starting procedure described above.

- 7. Issue a repeated START condition by setting the I2CCTL.TXSTART bit to 1.
- 8. Wait for a transmit buffer empty interrupt (I2CINTF.TBEIF bit = 1) or a START condition interrupt (I2CINTF.STARTIF bit = 1).

Clear the I2CINTF.STARTIF bit by writing 1 after the interrupt has occurred.

- 9. Write the first address to the I2CTXD.TXD[7:1] bits and 1 that represents READ as the data transfer direction to the I2CTXD.TXD0 bit.
- 10. Perform data reception.



Figure 16.9 Example of Data Transfer Starting Operations in 10-bit Address Mode (Master Mode)

16.4.5 Data Transmission in Slave Mode

A data sending procedure in slave mode and the I2C operations are shown below. Figure 16.10 and Figure 16.11 show an operation example and a flowchart, respectively.

Data sending procedure

- 1. Wait for a START condition interrupt (I2CINTF.STARTIF bit = 1). Clear the I2CINTF.STARTIF bit by writing 1 after the interrupt has occurred.
- 2. Check to see if the I2CINTF.TR bit = 1 (transmission mode). (Start a data receiving procedure if the I2CINTF.TR bit = 0.)
- 3. Write transmit data to the I2CTXD register.
- 4. Wait for a transmit buffer empty interrupt (I2CINTF.TBEIF bit = 1), a NACK reception interrupt (I2CINTF.NACKIF bit = 1), or a STOP condition interrupt (I2CINTF.STOPIF bit = 1).
 - i. Go to Step 3 when a transmit buffer empty interrupt has occurred.
 - ii. Go to Step 5 after clearing the I2CINTF.NACKIF bit when a NACK reception interrupt has occurred.
 - iii. Go to Step 6 when a STOP condition interrupt has occurred.
- 5. Wait for a STOP condition interrupt (I2CINTF.STOPIF bit = 1) or a START condition interrupt (I2CINTF.STARTIF bit = 1).
 - i. Go to Step 6 when a STOP condition interrupt has occurred.
 - ii. Go to Step 2 when a START condition interrupt has occurred.
- 6. Clear the I2CINTF.STOPIF bit and then terminate data sending operations.

Data sending operations

START condition detection and slave address check

While the I2CCTL.MODEN bit = 1 and the I2CCTL.MST bit = 0 (slave mode), the I2C monitors the I2C bus. When the I2C detects a START condition, it starts receiving of the slave address sent from the master. If the received address is matched with the own address set to the I2COADR.OADR[6:0] bits (when the I2CMOD.OADR10 bit = 0 (7-bit address mode)) or the I2COADR.OADR[9:0] bits (when the I2CMOD.OADR10 bit = 1 (10-bit address mode)), the I2CINTF.STARTIF bit and the I2CINTF.BSY bit are both set to 1. The I2C sets the I2CINTF.TR bit to the R/W bit value in the received address. If this value is 1, the I2C sets the I2CINTF.TBEIF bit to 1 and starts data sending operations.

Sending the first data byte

After the valid slave address has been received, the I2C pulls down SCL to low and enters standby state until data is written to the I2CTXD register. This puts the I2C bus into clock stretching state and the external master into standby state. When transmit data is written to the I2CTXD register, the I2C clears the I2CINTF.TBEIF bit and sends an ACK to the master. The transmit data written in the I2CTXD register is automatically transferred to the shift register and the I2CINTF.TBEIF bit is set to 1. The data bits in the shift register are output in sequence to the I2C bus.

Sending subsequent data

If the I2CINTF.TBEIF bit = 1, subsequent transmit data can be written during data transmission. If the I2CINTF.TBEIF bit is still set to 1 when the data transmission from the shift register has completed, the I2C pulls down SCL to low (sets the I2C bus into clock stretching state) until transmit data is written to the I2CTXD register.

If the next transmit data already exists in the I2CTXD register or data has been written after the above, the I2C sends the subsequent eight-bit data when an ACK from the external master is received. At the same time, the I2CINTF.BYTEENDIF bit is set to 1. If a NACK is received, the I2CINTF.NACKIF bit is set to 1 without sending data.

STOP/repeated START condition detection

While the I2CCTL.MST bit = 0 (slave mode) and the I2CINTF.BSY = 1, the I2C monitors the I2C bus. When the I2C detects a STOP condition, it terminates data sending operations. At this time, the I2CINTF.BSY bit is cleared to 0 and the I2CINTF.STOPIF bit is set to 1. Also when the I2C detects a repeated START condition, it terminates data sending operations. In this case, the I2CINTF.STARTIF bit is set to 1.



Figure 16.10 Example of Data Sending Operations in Slave Mode



Figure 16.11 Slave Mode Data Transmission Flowchart

16.4.6 Data Reception in Slave Mode

A data receiving procedure in slave mode and the I2C operations are shown below. Figure 16.12 and Figure 16.13 show an operation example and a flowchart, respectively.

Data receiving procedure

- 1. When receiving one-byte data, write 1 to the I2CCTL.TXNACK bit.
- 2. Wait for a START condition interrupt (I2CINTF.STARTIF bit = 1).
- 3. Check to see if the I2CINTF.TR bit = 0 (reception mode). (Start a data and data in the second data if I2CINTETR bit = 1).
- (Start a data sending procedure if I2CINTF.TR bit = 1.)
- Clear the I2CINTF.STARTIF bit by writing 1.
 Wait for a receive buffer full interrupt (I2CINTF.RBFIF bit = 1) generated when a one-byte reception has
 - completed or an end of transfer interrupt (I2CINTF.BYTEENDIF bit = 1). Clear the I2CINTF.BYTEENDIF bit by writing 1 after the interrupt has occurred.
- If the next receive data is the last one, write 1 to the I2CCTL.TXNACK bit to send a NACK after it is received.
- 7. Read the received data from the I2CRXD register.
- 8. Repeat Steps 5 to 7 until the end of data reception.
- 9. Wait for a STOP condition interrupt (I2CINTF.STOPIF bit = 1) or a START condition interrupt (I2CINTF.STARTIF bit = 1).
 - i. Go to Step 10 when a STOP condition interrupt has occurred.
 - ii. Go to Step 3 when a START condition interrupt has occurred.
- 10. Clear the I2CINTF.STOPIF bit and then terminate data receiving operations.

Data receiving operations

START condition detection and slave address check

It is the same as the data transmission in slave mode.

However, the I2CINTF.TR bit is cleared to 0 and the I2CINTF.TBEIF bit is not set.

If the I2CMOD.GCEN bit is set to 1 (general call address response enabled), the I2C starts data receiving operations when the general call address is received.

Receiving the first data byte

After the valid slave address has been received, the I2C sends an ACK and pulls down SCL to low until 1 is written to the I2CINTF.STARTIF bit. This puts the I2C bus into clock stretching state and the external master into standby state. When 1 is written to the I2CINTF.STARTIF bit, the I2C releases SCL and receives data sent from the external master into the shift register. After eight-bit data has been received, the I2C sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2CINTF.RBFIF and I2CINTF.BYTEENDIF bits are both set to 1. After that, the received data can be read out from the I2CRXD register.

Receiving subsequent data

When the received data is read out from the I2CRXD register after the I2CINTF.RBFIF bit has been set to 1, the I2C clears the I2CINTF.RBFIF bit to 0, releases SCL, and receives subsequent data sent from the external master. After eight-bit data has been received, the I2C sends an ACK and pulls down SCL to low. The received data in the shift register is transferred to the receive data buffer and the I2CINTF.RBFIF and I2CINTF.BYTEENDIF bits are both set to 1.

To return a NACK after eight-bit data is received, such as when terminating data reception, write 1 to the I2CCTL.TXNACK bit before the data reception is completed. The I2CCTL.TXNACK bit is automatically cleared to 0 after a NACK has been sent.

STOP/repeated START condition detection

It is the same as the data transmission in slave mode.



Figure 16.12 Example of Data Receiving Operations in Slave Mode



Figure 16.13 Slave Mode Data Reception Flowchart

16.4.7 Slave Operations in 10-bit Address Mode

The I2C functions as a slave device in 10-bit address mode when the I2CCTL.MST bit = 0 and the I2CMOD.OADR10 bit = 1.

The following shows the address receiving operations in 10-bit address mode. Figure 16.14 shows an operation example. See Figure 16.4.4.1 for the 10-bit address configuration.

10-bit address receiving operations

After a START condition is issued, the master sends the first address that includes the two high-order slave address bits and the R/W bit (= 0). If the received two high-order slave address bits are matched with the I2COADR.OADR[9:8] bits, the I2C returns an ACK. At this time, other slaves may return an ACK as the two high-order bits may be matched.

Then the master sends the eight low-order slave address bits as the second address. If this address is matched with the I2COADR.OADR[7:0] bits, the I2C returns an ACK and starts data receiving operations.

If the master issues a request to the slave to send data (data reception in the master), the master generates a repeated START condition and sends the first address with the R/W bit set to 1. This reception switches the I2C to data sending mode.



Figure 16.14 Example of Data Transfer Starting Operations in 10-bit Address Mode (Slave Mode)

16.4.8 Automatic Bus Clearing Operation

The I2C set into master mode checks the SDA state immediately before generating a START condition. If SDA is set to a low level at this time, the I2C automatically executes bus clearing operations that output up to ten clocks from the SCL pin with SDA left free state.

When SDA goes high from low within nine clocks, the I2C issues a START condition and starts normal operations. If SDA does not change from low when the I2C outputs the ninth clock, it is regarded as an automatic bus clearing failure. In this case, the I2C clears the I2CCTL.TXSTART bit to 0 and sets both the I2CINTF.ERRIF and I2CINTF.STARTIF bits to 1.



Figure 16.15 Automatic Bus Clearing Operation

16.4.9 Error Detection

The I2C includes a hardware error detection function.

Furthermore, the I2CINTF.SDALOW and I2CINTF.SCLLOW bits are provided to allow software to check whether the SDA and SCL lines are fixed at low. If unintended low level is detected on SDA or SCL, a software recovery processing, such as I2C software reset, can be performed.

The table below lists the hardware error detection conditions and the notification method.

No.	Error detecting period/timing	I2C bus line monitored	Notification method
		and error condition	
1	While the I2C controls SDA to high for sending address, data, or	SDA = low	I2CINTF.ERRIF = 1
	a NACK		
2	<master mode="" only=""> When 1 is written to the I2CCTL.TXSTART</master>	SCL = low	I2CINTF.ERRIF = 1
	bit while the I2CINTF.BSY bit = 0		I2CCTL.TXSTART = 0
			I2CINTF.STARTIF = 1
3	<master mode="" only=""> When 1 is written to the I2CCTL.TXSTOP</master>	SCL = low	I2CINTF.ERRIF = 1
	bit while the I2CINTF.BSY bit = 0		I2CCTL.TXSTOP = 0
			I2CINTF.STOPIF = 1
4	<master mode="" only=""> When 1 is written to the I2CCTL.TXSTART</master>	SDA	I2CINTF.ERRIF = 1
	bit while the I2CINTF.BSY bit = 0 (Refer to "Automatic Bus	Automatic bus clearing	I2CCTL.TXSTART = 0
	Clearing Operation.")	failure	I2CINTF.STARTIF = 1

Table 16.4 Hardware Error Detection Function

16.5 Interrupts

The I2C has a function to generate the interrupts shown in Table 16.5.

Table 16.5 I2C Interrupt Function

Interrupt	Interrupt flag	Set condition	Clear condition
End of data transfer	I2CINTF.BYTEENDIF	When eight-bit data transfer and the following ACK/NACK transfer are completed	Writing 1, software reset
General call address reception	I2CINTF.GCIF	Slave mode only: When the general call address is received	Writing 1, software reset
NACK reception	I2CINTF.NACKIF	When a NACK is received Writing 1, software reset	
STOP condition	I2CINTF.STOPIF	Master mode: When a STOP condition is generated and the Writing 1, bus free time (tBUF) between STOP and START conditions software reset has elapsed Slave mode: When a STOP condition is detected while the I2C is selected as the slave currently accessed	
START condition	I2CINTF.STARTIF	Master mode: When a START condition is issued Writing 1, Slave mode: When an address match is detected (including software reset general call)	
Error detection	I2CINTF.ERRIF	Refer to "Error Detection"	Writing 1, software reset
Receive buffer full	I2CINTF.RBFIF	When received data is loaded to the receive data buffer data (to empty the receive data buffer software reset	
Transmit buffer empty	I2CINTF.TBEIF	Master mode: When a START condition is issued or when an ACK is received from the slave Slave mode: When transmit data written to the transmit data buffer is transferred to the shift register or when an address match is detected with R/W bit set to 1	

The I2C provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set.



Figure 16.16 START Condition Interrupt Timings



Figure 16.17 STOP Condition Interrupt Timings

Figure 16.18 shows a diagram of the I2CINT interrupt signal. The I2CINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 16.18 I2CINT Interrupt Circuit

16.6 DMA Transfer Requests

The I2C has a function to generate DMA transfer requests from the causes shown in Table 16.6.

Cause to request DMA transfer	DMA transfer request flag	Set condition	Clear condition
Receive buffer full	Receive buffer full flag (I2CINTF.RBFIF)	When received data is loaded to the receive data buffer	Reading received data (to empty the receive data buffer), software reset
Transmit buffer empty	Transmit buffer empty flag (I2CINTF.TBEIF)	Master mode: When a START condition is issued or when an ACK is received from the slave Slave mode: When transmit data written to the transmit data buffer is transferred to the shift register or when an address	

Table 16.6 DMA Transfer Request Causes of I2C

The I2C provides DMA transfer request enable bits corresponding to each DMA transfer request flag shown above for the number of DMA channels. A DMA transfer request is sent to the pertinent channel of the DMA controller only when the DMA transfer request flag, of which DMA transfer has been enabled by the DMA transfer request enable bit, is set. The DMA transfer request flag also serves as an interrupt flag, therefore, both the DMA transfer request and the interrupt cannot be enabled at the same time. After a DMA transfer has completed, disable the DMA transfer to prevent unintended DMA transfer requests from being issued. For more information on the DMA control, refer to the "DMA Controller" chapter.

16.7 Control Registers

See Section 10.6 for descriptions of the control registers for I2C.

17. **QSPI** Interface

17.1 Overview

The QSPI is a quad synchronous serial interface. The features of the QSPI are listed below.

- Supports both master and slave modes.
- Supports single, dual, and quad transfer modes.
- Data length: 2 to 16 clocks programmable.
- Data line drive length: 1 to 16 clocks programmable (for output direction only).
- Either MSB first or LSB first can be selected for the data format.
- Clock phase and polarity are configurable.
- Supports full-duplex communications.
- Includes separated transmit data buffer and receive data buffer registers.
- Can generate receive buffer full, transmit buffer empty, end of transmission, and overrun interrupts.
- Master mode allows use of a 16-bit timer to set baud rate.
- Slave mode is capable of being operated with the external input clock QSPICLK only.
- Input pins can be pulled up/down with an internal resistor.
- Low CPU overhead memory mapped access mode that can access the external Flash memory with XIP (eXecute-In-Place) mode in the same manner as the embedded system memory.
 - Memory mapped access size: 8, 16, and 32-bit access.
 - 1M-byte external Flash memory mapping area starting at 0x0008_0000 that allows programmable re-mapping.
 - Configurable 3 or 4-byte address cycle length.
 - Single, dual, or quad transfer mode is configurable for each address, mode byte/dummy, and data cycle.
 - Programmable mode bytes for both XIP mode activation and termination.
 - Configurable mode byte/dummy output cycle length.
- Can issue a DMA transfer request when a receive buffer full, a transmit buffer empty, or a memory mapped access (32-bit read) occurs.

Figure 17.1 shows the configuration of the QSPI module. It uses either the clock source or the CLK_T16 output of the T16 CH2 timer as its clock source.



Figure 17.1 QSPI Configuration

17.2 Input/Output Pins and External Connections

17.2.1 List of Input/Output Pins

Table 17.1 lists the QSPI pins.

Table 17.1 List of QSPI Pins

Pin name	I/O*	Initial status*	Function
QSDIO[3:0]	I or O	I (Hi-Z)	QSPI data input/output pins
QSPICLK	l or O	I (Hi-Z)	QSPI external clock input/output pin
#QSPISS	l or O	I (Hi-Z)	QSPI slave select signal input/output pin

* Indicates the status when the pin is configured for the QSPI.

If the port is shared with the QSPI pin and other functions, the QSPI input/output function must be assigned to the port before activating QSPI. For more information, refer to the "GPIO Ports" chapter.

17.2.2 External Connections

The QSPI operates in master or slave mode. The memory mapped access mode is available only in master mode. When QSPI is operating in memory mapped access mode, the #QSPISS output is controlled by the internal state machine. In this case, only one external QSPI device can be connected.

When QSPI is operating in register access master mode, the #QSPISS output is directly controlled by a register bit. In this case, GPIO pins other than #QSPISS can also be used as the slave select output ports to connect the QSPI to more than one external QSPI device.

to show connection diagrams between the QSPI in each mode and external QSPI devices.







Figure 17.3 Connections between QSPI in Register Access Master Mode and External Single-I/O SPI (Legacy SPI) Slave Devices



Figure 17.4 Connections between QSPI in Register Access Master Mode

and External Dual-I/O SPI Slave Devices



Figure 17.5 Connections between QSPI in Register Access Master Mode and External QSPI Slave Devices


Figure 17.6 Connections between QSPI in Slave Mode and External Single-I/O SPI (Legacy SPI)

Master Device



Figure 17.7 Connections between QSPI in Slave Mode and External Dual-I/O SPI Master Device

QSPI Interface



Figure 17.8 Connections between QSPI in Slave Mode and External QSPI Master Device

17.2.3 Pin Functions in Master Mode and Slave Mode

The pin functions are changed according to the transfer direction, transfer mode, and master/slave mode selections. The differences in pin functions between the modes are shown in Table 17.2.

	Function in master mode			1	Function in slave mode	e
Pin	Single Transfer Mode	Dual Transfer Mode	Quad Transfer Mode	Single Transfer Mode	Dual Transfer Mode	Quad Transfer Mode
QSDIO[3:2]	Always placed into H	li-Z state		Always placed into H	i-Z state	
QSDIO[1]	Always placed into	These pins are	These pins are	Always placed into	These pins are	These pins are
	input state	placed into input	placed into input	input state	placed into output	placed into output
		or output state	or output state		state while a low	state while a low
		according to the	according to the		level is applied	level is applied
		QSPICTL.DIR bit	QSPICTL.DIR bit		to the #QSPISS	to the #QSPISS
		setting.	setting.		pin and the	pin and the
					QSPICTL.DIR bit is	QSPICTL.DIR bit is
					set to 0 (output), or	set to 0 (output), or
					placed into Hi-Z	placed into Hi-Z
					state while a high	state while a high
					level is applied to	level is applied to
					the #QSPISS pin	the #QSPISS pin
					or the QSPICTL.DIR	or the QSPICTL.DIR
					bit is set to 1 (input).	bit is set to 1 (input).
QSDIO[0]	Always placed into			This pin is placed		
	output state			into output state		
				while a low level		
				is applied to the		
				#QSPISS pin or		
				placed into Hi-Z		
				state while a high		
				level is applied to		
				the #QSPISS pin.		
QSPICLK	Outputs the QSPI clo	ock to external device	S.	Inputs an external QS	SPI clock.	
	Output clock polarity	and phase can be co	onfigured if	Clock polarity and ph	ase can be designate	ed according to the
#00 0000	necessary.	des dalla alla se alla d				
#QSPISS	i his pin is used to ou	utput the slave select	signal in master	Applying a low level to the #QSPISS pin enables the		
	mode. In memory ma	apped access mode,	this pin is controlled	QSPI to transmit/rece	eive data. vv nile a nig	n level is applied
	by the internal state i	inachine. In register a	access mode, this pin	to this pin, the QSPI	is not selected as a s	ave device. Data
	external slave dovice			niput to the QSDIO p	ins and the clock inpl	
	to output the extra el	ave select signals	pons can be used	transmit/receive bit o	ount is cleared to 0 a	eu, ille nd the already
	to output the extra sh	ave select signals.		received bits are disc	ount is cleared to 0 a	nu ine aneauy
				ieceiveu bits ale uist		

Table 17.2 Pin Function Differences between Modes

17.2.4 Input Pin Pull-Up/Pull-Down Function

The QSPI pins (QSDIO[3:0] pins in master mode or QSDIO[3:0] pins, QSPICLK, and #QSPISS pins in slave mode) have a pull-up or pull-down function as shown in Table 17.3. This function is enabled by setting the QSPIMOD.PUEN bit to 1.

Pin	Master mode	Slave mode
QSDIO[3:0]	Pull-up	Pull-up
QSPICLK	-	QSPIMOD.CPOL bit = 1: Pull-up
		QSPIMOD.CPOL bit = 0: Pull-down
#QSPISS	-	Pull-up

Table 17.3 Pull-Up or Pull-Down of QSPI Pins

17.3 Clock Settings

17.3.1 QSPI Operating Clock

Operating clock in master mode

In master mode, the QSPI operating clock is supplied from the 16-bit timer. The following two options are provided for the clock configuration.

Use the 16-bit timer operating clock without dividing

By setting the QSPIMOD.NOCLKDIV bit to 1, the operating clock CLK_T16_2, which is configured by selecting a clock source and a division ratio, for the 16-bit timer channel corresponding to the QSPI is input to the QSPI as CLK_QSPI. Since this clock is also used as the QSPI clock QSPICLK without changing, the CLK_QSPI frequency becomes the baud rate. To supply CLK_QSPI to the QSPI, the 16-bit timer clock source must be enabled in the clock generator. It does not matter how the T16_2CTL.MODEN and T16_2CTL.PRUN bits of the corresponding 16-bit timer channel are set (1 or 0). When setting this mode, the timer function of the corresponding 16-bit timer channel may be used for another purpose.

Use the 16-bit timer as a baud rate generator

By setting the QSPIMOD.NOCLKDIV bit to 0, the QSPI inputs the underflow signal generated by the corresponding 16-bit timer channel and converts it to the QSPICLK. The 16-bit timer must be run with an appropriate reload data set. The QSPICLK frequency (baud rate) and the 16-bit timer reload data are calculated by the equations shown below.

$$f_{QSPICLK} = \frac{f_{CLK}_{QSPI}}{2 \times (RLD + 1)}$$

$$RLD = \frac{f_{CLK}QSPI}{f_{QSPICLK} \times 2} - 1$$

Where

fqspiclk: QSPICLK frequency [Hz] (= baud rate [bps]) fclk_qspi: QSPI operating clock frequency [Hz]

RLD: 16-bit timer reload data value

Operating clock in slave mode

The QSPI set in slave mode operates with the clock supplied from the external SPI/QSPI master to the QSPICLK pin. The 16-bit timer channel (including the clock source selector and the divider) corresponding to the QSPI is not used. Furthermore, the QSPIMOD.NOCLKDIV bit setting becomes ineffective. QSPI keeps operating using the clock supplied from the external SPI/QSPI master even if all the internal clocks are halted, so QSPI can receive data and can generate receive buffer full interrupts.

17.3.2 QSPI Clock (QSPICLK) Phase and Polarity

The QSPICLK phase and polarity can be configured separately using the QSPIMOD.CPHA bit and the QSPIMOD.CPOL bit, respectively. Figure 17.9 shows the clock waveform and data input/output timing in each setting.





17.4 Data Format

The QSPI data length can be selected from 2 to 16 clocks by setting the QSPIMOD.CHLN[3:0] bits. The input/ output permutation is configurable to MSB first or LSB first using the QSPIMOD.LSBFST bit. Figure 17.10 to Figure 17.12 show data format examples in different transfer modes (QSPIMOD.TMOD[1:0]) when the QSPIMOD.CPOL bit = 0 and the QSPIMOD.CPHA bit = 0.

	51								S
QSPIMOD.	QSPICLK								
LSBFST DI		Dw7	Dw6	Dw5	Dw4	Dw3	Dw2	Dw1	Dw0
0		Dr7	Dr6	Dr5	Dr4	Dr3	Dr2	Dr1	Dr0
		Dw0	Dw1	Dw2	Dw3	Dw4	Dw5	Dw6	Dw7
1		Dr0	Dr1	Dr2	Dr3	Dr4	Dr5	Dr6	Dr7
	1		•. «			•.8 (3			†

Figure 17.10 Data Format Selection for Single Transfer Mode Using the QSPIMOD.LSBFST Bit (QSPIMOD.TMOD[1:0] bits = 0x0, QSPIMOD.CHLN[3:0] bits = 0x7, QSPIMOD.CPOL bit = 0, QSPIMOD.CPHA bit = 0)

	Cycle No.	1	2	3	4	5	6	7	8
QSPIMOD.	QSPICLK								
LODI OT DI		Dw15	Dw13	Dw11	Dw9	Dw7	Dw5	Dw3	Dw1
	QSDIO[1]	Dw14	Dw12	Dw10	Dw8	Dw6	Dw4	Dw2	Dw0
0	QSDIO[0]	Dr15	Dr13	Dr11	Dr9	Dr7	Dr5	Dr3	Dr1
		Dr14	Dr12	Dr10	Dr8	Dr6	Dr4	Dr2	Dr0
		Dw0	Dw2	Dw4	Dw6	Dw8	Dw10	Dw12	Dw14
127	QSDIO[1]	Dw1	Dw3	Dw5	Dw7	Dw9	Dw11	Dw13	Dw15
1		Dr0	Dr2	Dr4	Dr6	Dr8	Dr10	Dr12	Dr14
		Dr1	Dr3	Dr5	Dr7	Dr9	Dr11	Dr13	Dr15
		Dw[1E:0] to t		ragistor			ding Drf1E-01	to the OSPIRVI) register

Figure 17.11 Data Format Selection for Dual Transfer Mode Using the QSPIMOD.LSBFST Bit (QSPIMOD.TMOD[1:0] bits = 0x1, QSPIMOD.CHLN[3:0] bits = 0x7, QSPIMOD.CPOL bit = 0, QSPIMOD.CPHA bit = 0)

	Cycle No.	1	2	3	4
QSPIMOD.	QSPICLK				
LODFOT DI		Dw15	Dw11	Dw7	Dw3
	QSDIO[2]	Dw14	Dw10	Dw6	Dw2
	QSDIO[1]	Dw13	Dw9	Dw5	Dw1
0	QSDIO[0]	Dw12	Dw8	Dw4	Dw0
0	QSDIO[3]	Dr15	Dr11	Dr7	Dr3
	QSDIO[2]	Dr14	Dr10	Dr6	Dr2
	QSDIO[1]	Dr13	Dr9	Dr5	Dr1
		Dr12	Dr8	Dr4	Dr0
		Dw0	Dw4	Dw8	Dw12
	QSDIO[2]	Dw1	Dw5	Dw9	Dw13
	QSDIO[1]	Dw2	Dw6	Dw10	Dw14
	QSDIO[0]	Dw3	Dw7	Dw11	Dw15
1		Dr0	Dr4	Dr8	Dr12
	QSDIO[2]	Dr1	Dr5	Dr9	Dr13
	QSDIO[1]	Dr2	Dr6	Dr10	Dr14
		Dr3	Dr7	Dr11	Dr15
	t		N		t i

Figure 17.12 Data Format Selection for Quad Transfer Mode Using the QSPIMOD.LSBFST Bit (QSPIMOD.TMOD[1:0] bits = 0x2, QSPIMOD.CHLN[3:0] bits = 0x3, QSPIMOD.CPOL bit = 0, QSPIMOD.CPHA bit = 0)

17.5 Operations

17.5.1 Register Access Mode

Data can be read from or written to the external SPI/QSPI device by accessing the registers in both master and slave modes.

In single transfer mode, transmit data are always output from the QSDIO[0] pin and receive data are always input to the QSDIO[1] pin (the QSDIO[3:2] pins are not used). The operations are backward compatible with legacy SPI (e.g., synchronous serial interface of this MCU).

In dual transfer mode, transmit data are output from the QSDIO[1:0] pins when the transfer direction is set to output (QSPICTL.DIR bit = 0). Receive data are input from the QSDIO[1:0] pins when the transfer direction is set to input (QSPICTL.DIR bit = 1). The QSDIO[3:2] pins are not used. The number of data transfer clocks is configured using the QSPIMOD.CHLN[3:0] bits. Since two data lines are used for data transfer, the data bit length (number of clocks) is obtained by dividing the number of transfer data bits by two.

In quad transfer mode, transmit data are output from the QSDIO[3:0] pins when the transfer direction is set to output (QSPICTL.DIR bit = 0). Receive data are input from the QSDIO[3:0] pins when the transfer direction is set to input (QSPICTL.DIR bit = 1). The number of data transfer clocks is configured with the QSPIMOD.CHLN[3:0] bits. Since four data lines are used for data transfer, the data bit length (number of clocks)

QSPIMOD.CHLN[3:0] bits. Since four data lines are used for data transfer, the data bit length (number of clocks) is obtained by dividing the number of transfer data bits by four.

LENGTH = (BIT / N) [clocks]

Where,

cic,	
LENGTH:	Data bit length [clocks]
BIT:	Number of transfer data bits
N:	1 (single transfer mode), 2 (dual transfer mode), or 4 (quad transfer mode)

17.5.2 Memory Mapped Access Mode

Memory mapped access mode is a low CPU overhead operation mode used with master mode to read data from an external Flash memory, which supports XIP (eXecute-In-Place) mode. Once the external Flash memory enters XIP mode and a read command is executed, the same read command operation can be performed by controlling the slave select signal (inactive to active) and sending a new address to be accessed without the command being resent. This may reduce command re-execution overhead and random access time.

An XIP session consists of a command cycle, an address cycle, a dummy cycle, and consecutive data cycles, and it begins with an XIP specific read command similar to a general read command. Unlike a general read command, one or more data lines must be driven to send XIP activation or termination confirmation bit(s) at the beginning of the dummy cycle of an XIP session.

In an XIP session, to start reading from a non-sequential Flash memory address, which is not continuous to the previous read address, assert the slave signal again after negating it once. After that, just send an address cycle to specify the new read start address and a dummy cycle including an XIP activation (continuation) confirmation bit(s), as the command cycle is not needed in this XIP session. The Flash memory performs read operations the same as the read command previously executed to execute a data cycle that includes a given number of data stored from the newly specified address.

To terminate an XIP session, first assert the slave signal again after negating it once. Then, send an address cycle with the address bits set to all high (suggested by most Flash memory manufacturers) and a dummy cycle including an XIP termination confirmation bit(s) at the beginning of the cycle on one or more data lines. After that, negate the slave select signal.

Figure 17.13 and Figure 17.14 show Spansion S25FL128S Quad I/O Read command sequences as XIP operation examples.



(3-byte address, 0xeb [ExtAdd = 0], LC = 0b00)



Figure 17.14 XIP Example - Spansion S25FL128S Continuous Quad I/O Read Command Sequence (3-byte address, LC = 0b00)

In memory mapped access mode, the QSPI automates toggling of the slave select signal and executing address, dummy, and data cycles so that the CPU will be able to read the external Flash memory mapped to the system memory area. This further reduces CPU overhead.

The transfer mode can be configured for address, dummy, and data cycles individually. The address cycle supports 24 and 32-bit addresses. The QSPI considers that the mode cycle (or XIP activation/termination confirmation) is a part of the dummy cycle, so a mode cycle is sent out on the I/O data line in a dummy cycle. The 1M-byte system memory area starting at address 0x40000 is used to map the external Flash memory and to access from the CPU. Up to 4G-byte Flash memory can be accessed from this area using a remapping register. Once the external Flash memory is set into XIP mode and a read command is sent in register access mode, the CPU can directly read external Flash memory data through this area. When a read access to a non-sequential address occurs in memory mapped access mode, the QSPI automatically executes a new address and dummy cycles. When memory mapped access mode is disabled by setting a register, the QSPI executes an address cycle and a dummy cycle including a mode byte that specifies to terminate XIP mode.

Memory mapped access mode supports 8, 16, and 32-bit read accesses.

The 32-bit access is mainly used to read data in a large memory block sequentially. In this access, up to two 32bit data are prefetched into the internal FIFO. Therefore, zero-wait read access is possible if the desired data has already been fetched in the FIFO.

The 8 and 16-bit accesses are mainly used to read data in a small memory block or to read data from non-sequential

addresses. Prefetching is not performed as it is unnecessary in non-sequential read. Therefore, overhead of a couple of clocks occurs between accesses.

The QSPI allows incorporating 8 and 16-bit accesses into 32- bit accesses. Prefetching data into FIFO is only performed immediately after a 32-bit read. An 8 or 16-bit read at the sequential address after a 32-bit read allows zerowait read if the desired data has already been fetched in the FIFO.

17.5.3 Initialization

QSPI should be initialized with the procedure shown below.

- 1. <Master mode only> Generate a clock by controlling the 16-bit timer and supply it to QSPI.
- 2. Configure the following OSPIMOD register bits: (Enable input pin pull-up/down)
 - OSPIMOD.PUEN bit
 - QSPIMOD.NOCLKDIV bit
 - QSPIMOD.LSBFST bit
 - OSPIMOD.CPHA bit
 - QSPIMOD.CPOL bit

 - QSPIMOD.MST bit
- (Select master/slave mode) 3. Configure the following register bits when using memory mapped access mode:
 - QSPIMMACFG1.TCSH[3:0] bits (Set slave select signal negation period)
 - QSPIRMADRH.RMADR[31:20] bits
 - OSPIMMACFG2.DUMDL[3:0] bits
 - OSPIMMACFG2.DUMLN[3:0] bits
- (Select dummy cycle drive length) (Select dummy cycle length)

(Set remapping address)

(Select master mode operating clock)

(Select MSB first/LSB first)

(Select clock phase) (Select clock polarity)

- (Select data cycle transfer mode)
- QSPIMMACFG2.DATTMOD[1:0] bits - QSPIMMACFG2.DUMTMOD[1:0] bits
- (Select dummy cycle transfer mode) (Select address cycle transfer mode)
- QSPIMMACFG2.ADRTMOD[1:0] bits (Select 24 or 32-bit address cycle)
- QSPIMMACFG2.ADRCYC bit
- QSPIMB.XIPACT[7:0] bits
- QSPIMB.XIPEXT[7:0] bits
- 4. Assign the QSPI input/output function to the ports. (Refer to the "GPIO Ports" chapter.)
- 5. Set the following QSPICTL register bits:
 - Set the OSPICTL.SFTRST bit to 1.
- (Execute software reset)

(Set XIP activation mode byte)

(Set XIP termination mode byte)

- Set the OSPICTL.MODEN bit to 1. (Enable QSPI Ch.n operations)
- 6. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the QSPIINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the QSPIINTE register to 1. * (Enable interrupts)
 - * The initial value of the QSPIINTF.TBEIF bit is 1, therefore, an interrupt will occur immediately after the **QSPIINTE**. TBEIE bit is set to 1.
- 7. Configure the DMA controller and set the following QSPI control bits when using DMA transfer:
 - Write 1 to the DMA transfer request enable bits in the QSPITBEDMAEN, QSPIRBFDMAEN, and **QSPIFRLDMAEN** registers. (Enable DMA transfer requests)

17.5.4 Data Transmission in Master Mode

A data sending procedure and operations in master mode are shown below. Figure 17.15 and Figure 17.16 show a timing chart and a flowchart, respectively.

Data sending procedure

- 1. Set the QSPICTL.DIR bit to 0 when QSPI is set to dual or quad transfer mode. (This setting is not necessary in single transfer mode.)
- 2. Assert the slave select signal for the external slave device to be accessed by controlling the QSPICTL.MSTSSO bit or the general-purpose output port used for an extra slave select signal output (if necessary).
- 3. Check to see if the QSPIINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 4. Write transmit data to the QSPITXD register.
- 5. Wait for a QSPI interrupt when using interrupt.
- 6. Repeat Steps 3 to 5 (or 3 and 4) until the end of transmit data.

7. Negate the slave select signal that has been asserted in Step 2 by controlling the QSPICTL.MSTSSO bit or the general-purpose output port (if necessary).

Data sending operations

QSPI starts data sending operations when transmit data is written into the QSPITXD register.

The transmit data in the QSPITXD register is automatically transferred to the shift register and the QSPIINTF.TBEIF bit is set to 1. If the QSPIINTE.TBEIE bit = 1 (transmit buffer empty interrupt enabled), a transmit buffer empty interrupt occurs at the same time.

The QSPICLK pin outputs clocks for the number of cycles specified by the QSPIMOD.CHLN[3:0] bits and the transmit data bits are output in sequence from the QSDIO pins, according to the transfer mode specified by the QSPIMOD.TMOD[1:0] bits, in sync with these clocks.

Even if the clock is being output from the QSPICLK pin, the next transmit data can be written to the QSPITXD register after making sure the QSPIINTF.TBEIF bit is set to 1.

If transmit data has not been written to the QSPITXD register after the last clock is output from the QSPICLK pin, the clock output halts and the QSPIINTF.TENDIF bit is set to 1. At the same time QSPI issues an end-of-transmission interrupt request if the QSPIINTE.TENDIE bit = 1.



Figure 17.15 Example of Data Sending Operations in Master Mode (QSPIMOD.CHDL[3:0] bits = QSPIMOD.CHLN[3:0] bits = 0x3)



Figure 17.16 Data Transmission Flowchart in Master Mode

Data transmission using DMA

By setting the QSPITBEDMAEN.TBEDMAENx bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and transmit data is transferred from the specified memory to the QSPITXD register via DMA Ch.x when the QSPIINTF.TBEIF bit is set to 1 (transmit buffer empty). This automates the procedure from Step 3 to Step 6 described above.

The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance so that transmit data will be transferred to the QSPITXD register. For more information on DMA, refer to the "DMA Controller" chapter.

Table 17.4 DMA Data Structure Configuration Example (for 16-bit Data Transmission)

Item		Setting example
End pointer	Transfer source	Memory address in which the last transmit data is stored
	Transfer destination	QSPITXD register address
Control data	dst_inc	0x3 (no increment)
	dst_size	0x1 (halfword)
	src_inc	0x1 (+2)
	src_size	0x1 (halfword)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

17.5.5 Data Reception in Register Access Master Mode

A data receiving procedure and operations in register access master mode are shown below. Figure 17.17 and Figure 17.18 show a timing chart and flowcharts, respectively.

Data receiving procedure

- 1. Set the QSPICTL.DIR bit to 1 when QSPI is set to dual or quad transfer mode. (This setting is not necessary in single transfer mode.)
- 2. Assert the slave select signal for the external slave device to be accessed by controlling the QSPICTL.MSTSSO bit or the general-purpose output port used for an extra slave select signal output (if necessary).
- 3. Check to see if the QSPIINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 4. Write dummy data (or transmit data) to the QSPITXD register.
- 5. Wait for a transmit buffer empty interrupt (QSPIINTF.TBEIF bit = 1).
- 6. Write dummy data (or transmit data) to the QSPITXD register.
- 7. Wait for a receive buffer full interrupt (QSPIINTF.RBFIF bit = 1).
- 8. Read the received data from the QSPIRXD register.
- 9. Repeat Steps 6 to 8 until the end of data reception.
- 10. Negate the slave select signal that has been asserted in Step 2 by controlling the QSPICTL.MSTSSO bit or the general-purpose output port (if necessary).
- **Note:** To perform continuous data reception without stopping QSPICLK, Steps 8 and 6 operations must be completed within the QSPICLK cycles equivalent to "Data bit length 1" after Step 7.

Data receiving operations

In single transfer mode (QSPIMOD.TMOD[1:0] bits = 0), QSPI operates similar to legacy SPI devices. The data receiving operation starts simultaneously with a data sending operation when transmit data (may be dummy data if data transmission is not required) is written to the QSPITXD register. Transmit data are output from the QSDIO[0] pin and receive data are input from the QSDIO[1] pin.

In dual or quad transfer mode (QSPIMOD.TMOD[1:0] bits = 1 or 2), transmit data are not sent at data reception. Writing dummy data to the QSPITXD register triggers the QSPI to start supplying the data transfer clock from the QSPICLKn pin to the slave device.

The QSPICLK pin outputs the number of clocks specified by the QSPIMOD.CHLN[3:0] bits. The receive data bits input from the QSDIO pins, according to the transfer mode specified by the QSPIMOD.TMOD[1:0] bits, are shifted into the shift register in sync with these clocks.

When the last clock is output from the QSPICLK pin and receive data bits are all shifted into the shift register, the received data is transferred to the receive data buffer and the QSPIINTE.RBFIF bit is set to 1. At the same time QSPI issues a receive buffer full interrupt request if the QSPIINTE.RBFIE bit = 1. After that, the received data in the receive data buffer can be read through the QSPIRXD register.

Note: If data of the number of the bits specified by the QSPIMOD.CHLN[3:0] bits and QSPIMOD.TMOD[1:0] bits is received when the QSPIINTF.RBFIF bit is set to 1, the QSPIRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the QSPIINTF.OEIF bit is set.



Figure 17.17 Example of Data Receiving Operations in Register Access Master Mode (QSPIMOD.CHDL[3:0] bits = QSPIMOD.CHLN[3:0] bits = 0x3)

QSPI Interface



Figure 17.18 Data Reception Flowcharts in Register Access Master Mode

Data reception using DMA

For data reception, two DMA controller channels should be used to write dummy data to the QSPITXD register as a reception start trigger and to read the received data from the QSPIRXD register.

By setting the QSPITBEDMAEN.TBEDMAENx1 bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and dummy data is transferred from the specified memory to the QSPITXD register via DMA Ch.x1 when the QSPIINTF.TBEIF bit is set to 1 (transmit buffer empty).

By setting the QSPIRBFDMAEN.RBFDMAENx2 bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and the received data is transferred from the QSPIRXD register to the specified memory via DMA Ch.x2 when the QSPIINTF.RBFIF bit is set to 1 (receive buffer full). This automates the procedure from Step 3 to Step 9 described above.

The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance. For more information on DMA, refer to the "DMA Controller" chapter.

	Item	Setting example
End pointer	Transfer source	Memory address in which dummy data is stored
	Transfer destination	QSPITXD register address
Control data	dst_inc	0x3 (no increment)
	dst_size	0x1 (halfword)
	src_inc	0x3 (no increment)
	src_size	0x1 (halfword)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

 Table 17.5 DMA Data Structure Configuration Example (for Writing 16-bit Dummy Transmit Data)

 Table 17.6 DMA Data Structure Configuration Example (for 16-bit Data Reception)

Item		Setting example
End pointer	Transfer source	QSPIRXD register address
	Transfer destination	Memory address to which the last received data is stored
Control data	dst_inc	0x1 (+2)
	dst_size	0x1 (halfword)
	src_inc	0x3 (no increment)
	src_size	0x1 (halfword)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

The following shows an example of the control procedure including the DMA controller operations:

- 1. Configure the primary data structure for the DMA channel (Ch.x) used for writing dummy bytes to the QSPITXD register as shown in Table 17.5.
- 2. Configure the primary data structure for the DMA channel (Ch.y) used for reading data from the QSPIRXD register as shown in Table 17.6.
- 3. Enable both the DMA channels using the DMA controller register.
- 4. Increase the priority of the DMA channel used for reading data using the DMA controller register.
- 5. Clear the channel request masks for both the DMA channels using the DMA controller register.
- 6. Clear the DMA transfer completion interrupt flags using the DMA controller register.
- 7. Enable only the DMA transfer completion interrupt of the DMA channel used for reading using the DMA controller register.
- 8. Clear pending DMA interrupts in the host MCU.
- 9. Enable pending DMA interrupts in the host MCU.
- 10. Enable the QSPI to issue DMA transfer requests to both the DMA channels using the QSPITBEDMAEN.TBEDMAENx and QSPIRBFDMAEN.RBFDMAENy bits.
- 11. Assert the slave select signal by controlling the QSPICTL.MSTSSO bit, or the general-purpose output port used for an extra slave select signal output (if necessary).
- 12. Issue a software DMA transfer request to the DMA channel used for writing dummy bytes by setting the DMA controller register. This operation is required to read the first data and to set the receive buffer full status flag. Once the receive buffer full status flag is set, a hardware DMA request is generated, and the DMA controller transfers data from the QSPI_nRXD register and then writes another dummy byte to the QSPITXD register, allowing the QSPI to read the next data.
- 13. Wait for a DMA interrupt.

- 14. Disable the DMA requests to be sent to both the DMA channels using the QSPITBEDMAEN.TBEDMAENx and QSPIRBFDMAEN.RBFDMAENy bits.
- 15. Set the channel request masks for both the DMA channels using the DMA controller register.
- 16. Disable both the DMA channels using the DMA controller register.
- 17. Negate the slave select signal by controlling the QSPICTL.MSTSSO bit or the general-purpose output port (if necessary).

17.5.6 Data Reception in Memory Mapped Access Mode

A data receiving procedure, and 32-bit and 8/16-bit received data read operations in memory mapped access mode are shown below. Figure 17.19 to Figure 17.21 show their timing charts and a flowchart.

Data receiving procedure

QSPI Flash memories of different manufacturers have a different XIP operation mode setup procedure. The procedure described below assumes that the external Flash memory has already been placed into XIP operation mode.

- Send a read command that supports XIP mode to the external Flash memory. For the sending procedure, see Steps 1 to 5 of the data sending procedure described in Section 17.5.4, "Data Transmission in Master Mode." The slave select signal that has been asserted should be left unchanged.
- 2. Set the QSPIMADRH.RMADR[31:20] bits.
- (Remap external Flash memory)
- 3. Write 1 to the QSPIMMACFG2.MMAEN bit.
- it. (Enable memory mapped access mode)
- 4. Read the memory mapped access area with an 8, 16, or 32-bit memory read instruction. This operation directly reads data within the 1M-byte Flash memory area remapped to the memory mapped access area (1M-byte system memory area starting at address 0x40000) at Step 2.
- Repeat Step 4 as needed. When reading an address outside the remapped area, start from Step 2 again after setting the QSPIMMACFG2.MMAEN bit to 0 once.

Data receiving operations (32-bit read)

In memory mapped access mode, the internal state machine detects the address in the memory mapped access area from which data is read. If it is the first read operation after the QSPI has entered memory mapped access mode, the state machine generates an address cycle and a dummy cycle (including the XIP activation confirmation bit(s)). At the same time, it pulls the HREADY signal on the internal system bus down to low. The address cycle can be configured for 24 or 32-bit addresses and it consists of two transfer cycles. The state machine determines actual Flash memory address from the memory mapped access area start address, the read address in that area, and the external Flash memory remapping start address set using the QSPIRMADRH[31:20] bits. The first transfer cycle is an 8-bit transfer that sends the high-order 8 bits of the address (when 24-bit address cycle is configured) or a 16-bit transfer that sends the high-order 16 bits of the address (when 32-bit address.

A dummy cycle follows. The XIP activation confirmation byte set in the QSPIMB.XIPACT[7:0] bits is sent at the beginning of the cycle.

Then, the state machine starts fetching data from the external Flash memory. Once 32-bit data has been fetched into the internal FIFO, the FIFO read level is incremented (FIFO data ready). At this time, the HREADY signal reverts to high and the data fetched into the FIFO is sent to the internal system bus. The state machine prefetches two more 32-bit data from the continuous address and stores it into the FIFO. If the address in the memory mapped access area that is continuous to the previous read address is read when the FIFO contains the prefetched data (FIFO data ready status), the prefetched data is sent to the internal system bus with the HREADY signal held high (zero-wait read). If an address in the memory mapped access area that is not continuous to the previous read address is read, the HREADY signal is pulled down to low immediately and the FIFO read level is cleared to 0 (empty status). The #QSPISS signal is negated once for the period set in the QSPIMMACFG1.TCSH[3:0] bits and then asserted again. After that a new address cycle, dummy cycle, and data cycle are executed.

The beginning and the end of each address, dummy, or data cycle take a couple of HCLK clocks for handshaking.



Figure 17.19 Data Receiving Operation in Memory Mapped Access Mode - First 32-bit Read

QSPI Interface



Figure 17.20 Data Receiving Operation in Memory Mapped Access Mode - 32-bit Sequential Read



Figure 17.21 Data Receiving Operation in Memory Mapped Access Mode - 32-bit Non-Sequential Read

Data receiving operations (8/16-bit read)

The 8 and 16-bit read operations are the same as the 32-bit read operation except that data are not prefetched into the FIFO.



Figure 17.22 Data Receiving Operation in Memory Mapped Access Mode - First 8/16-bit Read



Figure 17.23 Data Receiving Operation in Memory Mapped Access Mode - 8/16-bit Sequential Read



Figure 17.24 Data Receiving Operation in Memory Mapped Access Mode - 8/16-bit Non-Sequential Read



Figure 17.25 Data Reception Flowchart in Memory Mapped Access Mode

Data reception using DMA

In memory mapped access mode, DMA transfer from the external Flash memory to the internal memory is allowed only for the 32-bit sequential read using the internal FIFO. A non-sequential read and 8/16-bit reads cannot issue a DMA transfer request as they cannot use the FIFO.

By setting the QSPIFRLDMAEN.FRLDMAENx bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and the external Flash memory data is transferred to the specified internal memory via DMA Ch.x when the FIFO read level is incremented (FIFO data ready flag is set). This function allows high-speed data block transfer as it does not need to execute read commands and uses the data pre-fetched into the FIFO.

Note, however, that the first data read must be performed via software or a software triggered DMA. The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance. For more information on DMA, refer to the "DMA Controller" chapter.

	Item	Setting example					
End pointer	Transfer source	External Flash memory transfer start address					
	Transfer destination	Memory area start address from which the read data are stored					
Control data	dst_inc	0x2 (+4)					
	dst_size	0x2 (word)					
	src_inc	0x2 (+4)					
	src_size	0x2 (word)					
	R_power	0x0 (arbitrated for every transfer)					
	n_minus_1	Number of receive data					
	cycle_ctrl	0x1 (basic transfer)					

Table 17.7 DMA Data Structure Configuration Example

(for 32-bit Sequential Read in Memory Mapped Access Mode)

The following shows an example of the control procedure including the DMA controller operations:

- 1. Configure the primary data structure for the DMA channel (Ch.x) as shown in Table 17.7.
- 2. Enable the DMA channel using the DMA controller register.
- 3. Clear the channel request mask for the DMA channel using the DMA controller register.
- 4. Clear the DMA transfer completion interrupt flag using the DMA controller register.
- 5. Enable the DMA transfer completion interrupt of the DMA channel using the DMA controller register.
- 6. Clear pending DMA interrupts in the host MCU.
- 7. Enable pending DMA interrupts in the host MCU.
- 8. Enable the QSPI to issue DMA transfer requests to the DMA channel using the QSPIFRLDMAEN.FRLDMAENx bit.
- 9. Issue a software DMA transfer request to the DMA channel by setting the DMA controller register. This operation is required to kickstart the first data fetching.
- 10. Wait for a DMA interrupt.
- 11. Disable DMA requests to be sent to the DMA channel using the QSPIFRLDMAEN.FRLDMAENx bit.
- 12. Set the channel request masks for the DMA channel using the DMA controller register.
- 13. Disable the DMA channels using the DMA controller register.

17.5.7 Terminating Memory Mapped Access Operations

A procedure to terminate memory mapped access operations is shown below.

- 1. Write 0 to the QSPIMMACFG2.MMAEN bit. (Disable memory mapped access mode) The slave select signal is negated. Note that the slave signal control via software is disabled by the state machine in memory mapped access mode.
- 2. Wait until the QSPIINTF.MMABSY bit is set to 0 (memory mapped access operation not busy).

17.5.8 Terminating Data Transfer in Master Mode

A procedure to terminate data transfer in master mode is shown below.

- 1. Wait for an end-of-transmission interrupt (QSPIINTF.TENDIF bit = 1).
- 2. Set the QSPICTL.MODEN bit to 0 to disable the QSPI operations.
- 3. Stop the 16-bit timer to disable the clock supply to QSPI.

17.5.9 Data Transfer in Slave Mode

A data sending/receiving procedure and operations in slave mode are shown below. Figure 17.26 and Figure 17.27 show a timing chart and flowcharts, respectively.

Data sending procedure

- 1. Check to see if the QSPIINTF.TBEIF bit is set to 1 (transmit buffer empty).
- 2. Write transmit data to the QSPITXD register.
- 3. Wait for a transmit buffer empty interrupt (QSPIINTF.TBEIF bit = 1).
- 4. Repeat Steps 2 and 3 until the end of transmit data.
- **Note:** Transmit data must be written to the QSPInTXD register after the QSPINTF.TBEIF bit is set to 1 by the time the sending QSPITXD register data written is completed. If no transmit data is written during this period, the data bits input from the QSDIO pins are shifted and output from the QSDIO pins without being modified.

Data receiving procedure

- 1. Wait for a receive buffer full interrupt (QSPIINTF.RBFIF bit = 1).
- 2. Read the received data from the QSPIRXD register.
- 3. Repeat Steps 1 and 2 until the end of data reception.

Data transfer operations

The following shows the slave mode operations different from master mode:

- Slave mode operates with the QSPI clock supplied from the external QSPI master to the QSPICLK pin. The data transfer rate is determined by the QSPICLK frequency. It is not necessary to control the 16-bit timer.
- QSPI can operate as a slave device only when the slave select signal input from the external QSPI master to the #QSPISS pin is set to the active (low) level. If #QSPISS = high, the software transfer control, the QSPICLK pin input, and the QSDIO pins input are all ineffective. If the #QSPISS signal goes high during data transfer, the transfer bit counter is cleared and data in the shift register is discarded.
- Slave mode starts data transfer when QSPICLK is input from the external QSPI master after the #QSPISS signal is asserted. Writing transmit data is not a trigger to start data transfer. Therefore, it is not necessary to write dummy data to the transmit data buffer when performing data reception only.

Other operations are the same as master mode.

NOTES:

- If data of the number of cycles specified by the QSPIMOD.CHLN[3:0] bits is received when the QSPIINTF.RBFIF bit is set to 1, the QSPI_nRXD register is overwritten with the newly received data and the previously received data is lost. In this case, the QSPIINTF.OEIF bit is set.
- When the clock for the first bit is input from the QSPICLK pin, QSPI starts sending the data currently stored in the shift register even if the QSPIINTF.TBEIF bit is set to 1.







Figure 17.27 Data Transfer Flowcharts in Slave Mode

17.5.10 Terminating Data Transfer in Slave Mode

A procedure to terminate data transfer in slave mode is shown below.

- 1. Wait for an end-of-transmission interrupt (QSPIINTF.TENDIF bit = 1). Or determine end of transfer via the received data.
- 2. Set the QSPICTL.MODEN bit to 0 to disable the QSPI operations.

17.6 Interrupts

QSPI has a function to generate the interrupts shown in Table 17.8.

Interrupt	Interrupt flag	Set condition	Clear condition
End of transmission	QSPIINTF.TENDIF	When the QSPIINTF.TBEIF bit = 1 after data of the specified bit length (defined by the QSPIMOD.CHLN[3:0] bits) has been sent	Writing 1
Receive buffer full	QSPIINTF.RBFIF	When data of the specified bit length is received and the received data is transferred from the shift register to the received data buffer	Reading the QSPIRXD register
Transmit buffer empty	QSPIINTF.TBEIF	When transmit data written to the transmit data buffer is transferred to the shift register	Writing to the QSPITXD register
Overrun error	QSPIINTF.OEIF	When the receive data buffer is full (when the received data has not been read) at the point that receiving data to the shift register has completed	Writing 1

Table 17.8 QSPI Interrupt Function

The QSPI provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. The QSPIINTF register also contains the BSY and MMABSY bits that indicate the QSPI operating status in register access and memory mapped access modes, respectively. Figure 17.29 shows the QSPIINTF.BSY, QSPIINTF.MMABSY and QSPIINTF.TENDIF bit set timings.

Figure 17.28 shows a diagram of the QSPIINT interrupt signal. The QSPIINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 17.28 QSPIINT Interrupt Circuit



Figure 17.29 QSPIINTF.BSY, QSPIINTF.MMABSY, and QSPIINTF.TENDIF Bit Set Timings (when QSPIMOD.CHDL[3:0] bits = QSPIMOD.CHLN[3:0] bits = 0x3)

17.7 DMA Transfer Requests

The QSPI has a function to generate DMA transfer requests from the causes shown in Table 17.9.

Cause to request	DMA transfer		
DMA transfer	request flag	Set condition	Clear condition
Receive buffer full	Receive buffer full flag	When data of the specified bit length is received and	Reading the
	(QSPIINTF.RBFIF)	the received data is transferred from the shift	QSPIRXD register
		register to the received data buffer	
Transmit buffer	Transmit buffer empty flag	When transmit data written to the transmit data	Writing to the
empty	(QSPIINTF.TBEIF)	buffer is transferred to the shift register	QSPITXD register
Memory mapped	Memory mapped access FIFO	When a 32-bit is prefetched into the FIFO in memory	When the FIFO read
access FIFO data	data ready flag (internal signal)	mapped access mode	level is cleared to 0
ready			

Table 17.9 DMA Transfer Request Causes of QSPI

The QSPI provides DMA transfer request enable bits corresponding to each DMA transfer request flag shown above for the number of DMA channels. A DMA transfer request is sent to the pertinent channel of the DMA controller only when the DMA transfer request flag, of which DMA transfer has been enabled by the DMA transfer request enable bit, is set. The receive buffer full and transmit buffer empty DMA transfer request flags also serve as interrupt flags, therefore, both the DMA transfer request and the interrupt cannot be enabled at the same time. After a DMA transfer has completed, disable the DMA transfer to prevent unintended DMA transfer requests from being issued. For more information on the DMA control, refer to the "DMA Controller" chapter.

17.8 Control Registers

See Section 10.7 for descriptions of the control registers for QSPI.

18. Sound Generator (SND)

18.1 Overview

- Pitch:

SND is a sound generator that generates melodies and buzzer signals. The features of the SND are listed below.Sound output mode is selectable from three types.

- 1. Normal buzzer mode (for normal buzzer output of which the output duration is controlled via software)
 - Output frequency: Can be set within the range of 512 Hz to 16,384 Hz.
 - Duty ratio: Can be set within the range of 0 % to 100 %.
- 2. One-shot buzzer mode (for short buzzer output such as a clicking sound)
 - Output frequency: Can be set within the range of 512 Hz to 16,384 Hz.
 - Duty ratio: Can be set within the range of 0 % to 100 %.
 - One-shot output duration: Can be set within the range of 15.6 ms to 250 ms. (16 types)
- 3. Melody mode (for playing single note melody)
 - Can be set within the range of 128 Hz to 16,384 Hz.
 - (Scale: 3 octave from C3 to C6 with reference to A4 = 443 Hz)
 - Duration: Can be set within the range of half note/rest to thirty-second note/rest.
 - (7 types)
 - Tempo: Can be set within the range of 30 to 480. (16 types)
 - Other: Tie and slur can be specified.
- A piezoelectric buzzer can be driven with the inverted and non-inverted output pins.
- Can control the non-inverted output pin status while sound stops.

Figure 18.1 shows the SND configuration.



Figure 18.1 SND Configuration

18.2 Input/Output Pins and External Connections

18.2.1 List of Input/Output Pins

Table 18.1 lists the SND pins.

Pin name	I/O*	Initial status* Function	
BZOUT	0	O (Low)	Non-inverted buzzer output pin
#BZOUT	0	O (Low)	Inverted buzzer output pin

Table 18.1 List of SND Pins

* Indicates the status when the pin is configured for the SND.

If the port is shared with the SND pin and other functions, the SND output function must be assigned to the port before activating the SND. For more information, refer to the "GPIO Ports" chapter.

18.2.2 Output Pin Drive Mode

The drive mode of the BZOUT and #BZOUT pins can be set to one of the two types shown below using the SNDSEL.SINV bit.

Direct drive mode (SNDSEL.SINV bit = 0)

This mode drives both the BZOUT and #BZOUT pins to low while the buzzer signal output is off to prevent the piezoelectric buzzer from applying unnecessary bias.

Normal drive mode (SNDSEL.SINV bit = 1)

In this mode, the #BZOUT pin always outputs the inverted signal of the BZOUT pin even when the buzzer output is off.

18.2.3 External Connections

Figure 18.2 and Figure 18.3 show connection diagrams between SND and a piezoelectric buzzer.



Figure 18.2 Connection between SND and Piezoelectric Buzzer (Direct Drive)



Figure 18.3 Connection between SND and Piezoelectric Buzzer (Single Pin Drive)

18.3 **Clock Settings**

18.3.1 SND Operating Clock

When using SND, the SND operating clock CLK_SND must be supplied to SND from the clock generator. The CLK SND supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped.
- 2. Set the following SNDCLK register bits:
 - SNDCLK.CLKSRC[1:0] bits (Clock source selection)
 - SNDCLK.CLKDIV[2:0] bits (Clock division ratio selection = Clock frequency setting)

The CLK_SND frequency should be set to around 32,768 Hz.

18.4 Operations

18.4.1 Initialization

The SND should be initialized with the procedure shown below. (Refer to the "GPIO Ports" chapter.)

- 1. Assign the SND output function to the ports.
- 2. Configure the SND operating clock.
- 3. Set the SNDCTL.MODEN bit to 1.
- 4. Set the following SNDSEL register bits:
 - Set the SNDSEL.SINV bit
 - Set the SNDSEL.MOSEL[1:0] bits
- 5. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the SNDINTF register. (Clear interrupt flags)
 - Set the interrupt enable bits in the SNDINTE register to 1. (Enable interrupts)
- 6. Configure the DMA controller and set the following SNDA control bits when using DMA transfer: - Write 1 to the DMA transfer request enable bits in the SNDEMDMAEN register. (Enable DMA transfer requests)

18.4.2 Buzzer Output in Normal Buzzer Mode

Normal buzzer mode generates a buzzer signal with the software specified frequency and duty ratio, and outputs the generated signal to outside the IC. The buzzer output duration can also be controlled via software. An output start/stop procedure and the SND operations are shown below.

(Enable SND operations)

(Set sound output mode)

(Set output pin drive mode)

Normal buzzer output start/stop procedure

- 1. Set the SNDSEL.MOSEL[1:0] bits to 0x0. (Set normal buzzer mode)
- 2. Write data to the following sound buffer (SNDDAT register) bits. (Start buzzer output)
 - SNDDAT.SLEN[5:0] bits (Set buzzer output signal duty ratio)
 - SNDDAT.SFRQ[7:0] bits (Set buzzer output signal frequency)
- 3. Write 1 to the SNDCTL.SSTP bit after the output period has elapsed. (Stop buzzer output)

Normal buzzer output operations

When data is written to the sound buffer (SNDDAT register), SND clears the SNDINTF.EMIF bit (sound buffer empty interrupt flag) to 0 and starts buzzer output operations.

The data written to the sound buffer is loaded into the sound register in sync with the CLK SND clock. At the same time, the SNDINTF.EMIF bit and SNDINTF.SBSY bit are both set to 1. The output pin outputs the buzzer signal with the frequency/duty ratio specified.

Writing 1 to the SNDCTL.SSTP bit stops buzzer output and sets the SNDINTF.EDIF bit (sound output completion interrupt flag) to 1. The SNDINTF.SBSY bit is cleared to 0.

Figure 18.4 shows a buzzer output timing chart in normal buzzer mode.



Figure 18.4 Buzzer Output Timing Chart in Normal Buzzer Mode

Buzzer output waveform configuration (normal buzzer mode/one-shot buzzer mode)

Set the buzzer signal frequency and duty ratio (high period/cycle) using the SNDDAT.SFRQ[7:0] and SNDDAT.SLEN[5:0] bits, respectively. Use the following equations to calculate these setting values.

 $\begin{aligned} & \text{SNDDAT.SFRQ[7:0] bits} = (f_{\text{CLK}_\text{SND}} / f_{\text{BZOUT}}) - 1 \\ & \text{SNDDAT.SLEN[5:0] bits} = [(f_{\text{CLK}_\text{SND}} / f_{\text{BZOUT}}) \ x \ (\text{DUTY} / 100)] - 1 \end{aligned}$

Where:

f _{CLK_SND} :	CLK_SND frequency [Hz]			
f _{BZOUT} :	Buzzer signal frequency [Hz]			
DUTY:	Buzzer signal duty ratio [%]			

However, the following settings are prohibited:

- Settings as SNDDAT.SFRQ[7:0] bits ≤ SNDDAT.SLEN[5:0] bits
- Settings as SNDDAT.SFRQ[7:0] bits = 0x00

SNDDAT. SFRQ[7:0]	Frequency (Hz)	SNDDAT. SFRQ[7:0]	Frequency (Hz)	SNDDAT. SFRQ[7:0]	Frequency (Hz)	SNDDAT. SFRQ[7:0]	Frequency (Hz)
0x3F	512.0	0x2F	682.7	0x1F	1,024.0	0x0F	2,048.0
0x3E	520.1	0x2E	697.2	0x1E	1,057.0	0x0E	2,184.5
0x3D	528.5	0x2D	712.3	0x1D	1,092.3	0x0D	2,340.6
0x3C	537.2	0x2C	728.2	0x1C	1,129.9	0x0C	2,520.6
0x3B	546.1	0x2B	744.7	0x1B	1,170.3	0x0B	2,730.7
0x3A	555.4	0x2A	762.0	0x1A	1,213.6	0x0A	2,978,9
0x39	565.0	0x29	780.2	0x19	1,260,3	0x09	3,276.8
0x38	574.9	0x28	799.2	0x18	1,310.7	0x08	3,640.9
0x37	585.1	0x27	819.2	0x17	1,365.3	0x07	4,096.0
0x36	595.8	0x26	840.2	0x16	1,424.7	0x06	4,681.1
0x35	606.8	0x25	862.3	0x15	1,489.5	0x05	5,461.3
0x34	618.3	0x24	885.6	0x14	1,560.4	0x04	6,553.6
0x33	630.2	0x23	910.2	0x13	1,638.4	0x03	8,192.0
0x32	642.5	0x22	936.2	0x12	1,724.6	0x02	10,922.7
0x31	655.4	0x21	963.8	0x11	1,820.4	0x01	16,384.0
0x30	668.7	0x20	993.0	0x10	1,927.5	0x00	Cannot be set

Table 18.2 Buzzer Frequency Settings (when $f_{CLK_SND} = 32,768$ Hz)

Table 18.3 Buzzer Duty Ratio Setting Examples (when $f_{CLK_SND} = 32,768$ Hz)

SNDDAT.	Duty ratio by buzzer frequency						
SLEN[5:0]	16,384 Hz	8,192 Hz	4,096 Hz	2,048 Hz	1,024 Hz	512 Hz	
0x3F	-	-	-	-	-	-	
0x3E	-	-	-	-	-	98.4	
0x3D	-	-	-	-	-	96.9	
0x3C	-	-	-	-	-	95.3	
0x3B	-	-	-	-	-	93.8	
0x3A	-	-	-	-	-	92.2	
0x39	-	-	-	-	-	90.6	
0x38	-	-	-	-	-	89.1	
0x37	-	-	-	-	-	87.5	
0x36	-	-	-	-	-	85.9	
0x35	-	-	-	-	-	84.4	
0x34	-	-	-	-	-	82.8	
0x33	-	-	-	-	-	81.3	
0x32	-	-	-	-	-	79.7	
0x31	-	-	-	-	-	78.1	
0x30	-	-	-	-	-	76.6	
0x2F	-	-	-	-	-	75.0	
0x2E	-	-	-	-	-	73.4	
0x2D	-	-	-	-	-	71.9	
0x2C	-	-	-	-	-	70.3	
0x2B	-	-	-	-	-	68.8	
0x2A	-	-	-	-	-	67.2	

0x29	-	-	-	-	-	65.6
0x28	-	-	-	-	-	64.1
0x27	-	-	-	-	-	62.5
0x26	-	-	-	-	-	60.9
0x25	-	-	-	-	-	59.4
0x24	-	-	-	-	-	57.8
0x23	-	-	-	-	-	56.3
0x22	-	-	-	-	-	54.7
0x21	-	-	-	-	-	53.1
0x20	-	-	-	-	-	51.6
0x1F	-	-	-	-	-	50.0
0x1E	-	-	-	-	96.9	48.4
0x1D	-	-	-	-	93.8	46.9
0x1C	-	-	-	-	90.6	45.3
0x1B	-	-	-	-	87.5	43.8
0x1A	-	-	-	-	84.4	42.2
0x19	-	-	-	-	81.3	40.6
0x18	-	-	-	-	78.1	39.1
0x17	-	-	-	-	75.0	37.5
0x16	-	-	-	-	71.9	35.9
0x15	-	-	-	-	68.8	34.4
0x14	-	-	-	-	65.6	32.8
0x13	-	-	-	-	62.5	31.3
0x12	-	-	-	-	59.4	29.7
0x11	-	-	-	-	56.3	28.1
0x10	-	-	-	-	53.1	26.6
0x0F	-	-	-	-	50.0	25.0
0x0E	-	-	-	93.8	46.9	23.4
0x0D	-	-	-	87.5	43.8	21.9
0x0C	-	-	-	81.3	40.6	20.3
0x0B	-	-	-	75.0	37.5	18.8
0x0A	-	-	-	68.8	34.4	17.2
0x09	-	-	-	62.5	31.3	15.6
0x08	-	-	-	56.3	28.1	14.1
0x07	-	-	-	50.0	25.0	12.5
0x06	-	-	87.5	43.8	21.9	10.9
0x05	-	-	75.0	37.5	18.8	9.4
0x04	-	-	62.5	31.3	15.6	7.8
0x03	-	-	50.0	25.0	12.5	6.3
0x02	-	75.0	37.5	18.8	9.4	4.7
0x01	-	50.0	25.0	12.5	6.3	3.1
0x00	50.0	25.0	12.5	6.3	3.1	1.6

(Set one-shot buzzer mode)

18.4.3 Buzzer Output in One-shot Buzzer Mode

One-shot buzzer mode is provided for clicking sound and short-duration buzzer output. This mode generates a buzzer signal with the software specified frequency and duty ratio, and outputs the generated signal for the short duration specified.

An output start procedure and the SND operations are shown below. For the buzzer output waveform, refer to "Buzzer Output in Normal Buzzer Mode."

One-shot buzzer output start procedure

- 1. Set the following SNDSEL register bits:
 - Set the SNDSEL.MOSEL[1:0] bits to 0x1.
 - SNDSEL.STIM[3:0] bits
- (Set output duration) 2. Write data to the following sound buffer (SNDDAT register) bits. (Start buzzer output) - SNDDAT.SLEN[5:0] bits (Set buzzer output signal duty ratio) - SNDDAT.SFRQ[7:0] bits (Set buzzer output signal frequency)

One-shot buzzer output operations

When data is written to the sound buffer (SNDDAT register), SND clears the SNDINTF.EMIF bit (sound buffer empty interrupt flag) to 0 and starts buzzer output operations.

The data written to the sound buffer is loaded into the sound register in sync with the CLK SND clock. At the same time, the SNDINTF.EMIF bit and SNDINTF.SBSY bit are both set to 1. The output pin outputs the buzzer signal with the frequency/duty ratio specified.

The buzzer output automatically stops when the duration specified by the SNDSEL.STIM[3:0] bits has elapsed. At the same time, the SNDINTF.EDIF bit (sound output completion interrupt flag) is set to 1 and the SNDINTF.SBSY bit is cleared to 0.

Figure 18.5 shows a buzzer output timing chart in one-shot buzzer mode.



Figure 18.5 Buzzer Output Timing Chart in One-shot Buzzer Mode

18.4.4 Output in Melody Mode

Melody mode generates the buzzer signal with a melody according to the data written to the sound buffer (SNDDAT register) successively, and outputs the generated signal to outside the IC. An output start procedure and the SND operations are shown below.

Melody output start procedure

- 1. Set the following SNDSEL register bits:
 - Set the SNDSEL.MOSEL[1:0] bits to 0x2.
 - SNDSEL.STIM[3:0] bits
- 2. Write data to the following sound buffer (SNDDAT register) bits. (Start sound output)
 - SNDDAT.MDTI bit
 - SNDDAT.MDRS bit
 - SNDDAT.SLEN[5:0] bits
 - SNDDAT.SFRQ[7:0] bits
- Check to see if the SNDINTF.EMIF bit is set to 1
 Repeat Steps 2 and 3 until the end of the melody.

Melody output operations When data is written to the sound huffer (SNDDA)

When data is written to the sound buffer (SNDDAT register), SND clears the SNDINTF.EMIF bit (sound buffer empty interrupt flag) to 0 and starts sound output operations.

The data written to the sound buffer is loaded into the sound register by the internal trigger signal. At the same time, the SNDINTF.EMIF bit and SNDINTF.SBSY bit are both set to 1. The output pin outputs the sound specified.

The sound output stops if data is not written to the sound buffer (SNDDAT register) until the next trigger is issued. At the same time, the SNDINTF.EDIF bit (sound output completion interrupt flag) is set to 1 and the SNDINTF.SBSY bit is cleared to 0.

Figure 18.6 shows a melody mode operation timing chart.



Figure 18.6 Melody Mode Operation Timing Chart

Melody output using DMA

By setting the SNDEMDMAEN.EMDMAENx bit to 1 (DMA transfer request enabled), a DMA transfer request is sent to the DMA controller and melody data is transferred from the specified memory to the sound buffer (SNDDAT register) via DMA Ch.x when the SNDINTF.EMIF bit is set to 1 (sound buffer empty). This automates the melody output procedure from Steps 2 to 4 described above.

The transfer source/destination and control data must be set for the DMA controller and the relevant DMA channel must be enabled to start a DMA transfer in advance so that transmit data will be transferred to the sound buffer (SNDDAT register). For more information on DMA, refer to the "DMA Controller" chapter.

(Set melody mode) (Set tempo) (Start sound output) (Set tie/slur) (Set note/rest) (Set duration) (Set scale) (an interrupt can be used).
	Item	Setting example
End pointer Transfer source		Memory address in which the last melody data is stored
	Transfer destination	SNDDAT register address
Control data	dst_inc	0x3 (no increment)
	dst_size	0x1 (halfword)
	src_inc	0x1 (+2)
	src_size	0x1 (halfword)
	R_power	0x0 (arbitrated for every transfer)
	n_minus_1	Number of transfer data
	cycle_ctrl	0x1 (basic transfer)

Table 18.4 DMA Data Structure Configuration Example (for Melody Output)

Melody output waveform configuration

Note/rest (duration) specification

Notes and rests can be specified using the SNDDAT.MDRS and SNDDAT.SLEN[5:0] bits.

SNDDAT.SLEN[5:0] bits	SNDDAT.MDRS bit			
	0: Note	1: Rest		
0x0F	Half note	Half rest		
0x0B	Dotted quarter note	Dotted quarter rest		
0x07	Quarter note Quarter r			
0x05	Dotted eighth note Dotted eighth			
0x03	Eighth note Eighth rest			
0x01	Sixteenth note Sixteenth rest			
0x00	Thirty-second note Thirty-second rest			
Other	Setting prohibited			

Table 18.5 Note/Rest Specification (when $f_{CLK_SND} = 32,768$ Hz)

Tie/slur specification

A tie or slur takes effect by setting the SNDDAT.MDTI bit to 1 and the previous note and the current note are played continuously.



Figure 18.7 Tie and Slur

Scale specification

Scales can be specified using the SNDDAT.SFRQ[7:0] bits.

SNDDAT.SFRQ[7:0]	Scale	Frequency (Hz)
0xF8	C3	131.60
0xEA	C#3	139.44
0xDD	D3	147.60
0xD1	D#3	156.04
0xC5	E3	165.49
0xBA	F3	175.23
0xAF	F#3	186.18
0xA5	G3	197.40
0x9C	G#3	208.71
0x93	A3	221.41
0x8B	A#3	234.06
0x83	B3	248.24
0x7C	C4	262.14
0x75	C#4	277.69
0x6E	D4	295.21
0x68	D#4	312.08
0x62	E4	330.99
0x5C	F4	352.34
0x57	F#4	372.36
0x52	G4	394.80
0x4E	G#4	414.78
0x49	A4	442.81
0x45	A#4	468.11
0x41	B4	496.48
0x3D	C5	528.52
0x3A	C#5	555.39
0x37	D5	585.14
0x33	D#5	630.15
0x30	E5	668.73
0x2E	F5	697.19
0x2B	F#5	744.73
0x29	G5	780.19
0x26	G#5	840.21
0x24	A5	885.62
0x22	A#5	936.23
0x20	B5	992.97
0x1E	C6	1057.03

Table 18.6 Scale Specification (when $f_{CLK_SND} = 32,768$ Hz)

18.5 Interrupts

SND has a function to generate the interrupts shown in Table 18.7.

Interrupt	Interrupt flag	Set condition	Clear condition
Sound buffer empty	SNDINTF.EMIF	When data in the sound buffer (SNDDAT register) is transferred to the sound register or 1 is written to the SNDCTL.SSTP bit	Writing to the SNDDAT register
Sound output completion	SNDINTF.EDIF	When a sound output has completed	Writing 1 or writing to the SNDDAT register

Table 18.7 SND Interrupt Function

SND provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set.

Figure 18.8 shows a diagram of the SNDINT interrupt signal. The SNDINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 18.8 SNDINT Interrupt Circuit

18.6 DMA Transfer Requests

The SND has a function to generate DMA transfer requests from the causes shown in Table 18.8.

Cause to request DMA transfer	DMA transfer request flag	Set condition	Clear condition
Sound buffer empty	Sound buffer empty flag	When data in the sound buffer (SNDDAT	Writing to the SNDDAT register
	(SNDINTF.EMIF)	register) is transferred to the sound	
		register or 1 is written to the	
		SNDCTL.SSTP bit	

Table	18.8	DMA	Transfer	Request	Causes	of SND

The SND provides DMA transfer request enable bits corresponding to each DMA transfer request flag shown above for the number of DMA channels. A DMA transfer request is sent to the pertinent channel of the DMA controller only when the DMA transfer request flag, of which DMA transfer has been enabled by the DMA transfer request enable bit, is set. The DMA transfer request flag also serves as an interrupt flag, therefore, both the DMA transfer request and the interrupt cannot be enabled at the same time. After a DMA transfer has completed, disable the DMA transfer to prevent unintended DMA transfer requests from being issued. For more information on the DMA control, refer to the "DMA Controller" chapter.

18.7 Control Registers

See Section 10.8 for descriptions of the control registers for SND.

19. IR Remote Control Transmitter (REMC)

19.1 Overview

The REMC circuit generates infrared remote control output signals. This circuit can also be applicable to an EL lamp drive circuit by adding a simple external circuit. The features of the REMC are listed below.

• Outputs an infrared remote control signal.

- Includes a carrier generator.
- Flexible carrier signal generation and data pulse width modulation.
- Automatic data setting function for continuous data transmission.
- Output signal inverting function supporting various formats.
- EL lamp drive waveform can be generated for an application example.

Figure 19.1 shows the REMC configuration.



Figure 19.1 REMC Configuration

19.2 Input/Output Pins and External Connections

19.2.1 List of Input/Output Pins

Table 19.1 lists the REMC pins.

Pin name	I/O*	Initial status*	Function
REMO	0	O (Low)	IR remote controller transmit data output
CLPLS	0	O (Low)	IR remote controller clear pulse output

Table 19.1 List of REMC Pins

* Indicates the status when the pin is configured for the REMC.

If the port is shared with the REMC pin and other functions, the REMC output function must be assigned to the port before activating the REMC. For more information, refer to the "GPIO Ports" chapter.

19.2.2 External Connections

Figure 19.2 shows a connection example between the REMC and an external infrared module.



Figure 19.2 Connection Example Between REMC and External Infrared Module

19.3 Clock Settings

19.3.1 REMC Operating Clock

When using the REMC, the REMC operating clock CLK_REMC must be supplied to the REMC from the clock generator. The CLK_REMC supply should be controlled as in the procedure shown below.

- 1. Enable the clock source in the clock generator if it is stopped.
- 2. Set the following REMCCLK register bits:
 - REMCCLK.CLKSRC[1:0] bits (Clock source selection)
 - REMCCLK.CLKDIV[3:0] bits (Clock division ratio selection = Clock frequency setting)

19.4 Operations

19.4.1 Initialization

The REMC should be initialized with the procedure shown below.

- 1. Write 1 to the REMCDBCTL.REMCRST bit.
- 2. Configure the REMCCLK.CLKSRC[1:0] and REMCCLK.CLKDIV[3:0] bits. (Configure operating clock)
- 3. Assign the REMC output function to the port.
- 4. Configure the following REMCDBCTL register bits:
 - Set the REMCDBCTL.MODEN bit to 1.
 - REMCDBCTL.TRMD bit
 - Set the REMCDBCTL.BUFEN bit to 1.
 - REMCDBCTL.REMOINV bit

(Reset REMC)

(Refer to the "GPIO Ports" chapter.)

(Enable count operation clock)(Select repeat mode/one-shot mode)(Enable compare buffer)(Configure inverse logic output signal)

- 5. Configure the following REMCCARR register bits: - REMCCARR.CRPER[7:0] bit
 - REMCCARR.CRDTY[7:0] bit
- 6. Configure the following REMCCCTL register bits:
 - REMCCCTL.CARREN bit
 - REMCCCTL.OUTINVEN bit
- 7. Set the following bits when using the interrupt:
 - Write 1 to the interrupt flags in the REMCINTF register.
 - Set the interrupt enable bits in the REMCINTE register to 1.

19.4.2 Data Transmission Procedures

Starting data transmission

The following shows a procedure to start data transmission.

- 1. Set the REMCAPLEN.APLEN[15:0] bits.
- 2. Set the REMCDBLEN.DBLEN[15:0] bits.
- 3. Set the following REMC3DBCTL register bits:
 - Set the REMCDBCTL.PRESET bit to 1.
 - Set the REMCDBCTL.PRUN bit to 1.

Continuous data transmission control

The following shows a procedure to send data continuously after starting data transmission (after Step 3 above).

- Set the duty and cycle for the subsequent data to the REMCAPLEN.APLEN[15:0] and REMCDBLEN.DBLEN[15:0] bits, respectively, before a compare DB interrupt (REMCINTF.DBIF bit = 1) occurs. (It is not necessary to rewrite settings when sending the same data with the current settings.)
- 2. Wait for a compare DB interrupt (REMCINTF.DBIF bit = 1).
- 3. Repeat Steps 1 and 2 until the end of data.

Terminating data transmission

The following shows a procedure to terminate data transmission.

- 1. Wait for a compare DB interrupt.
- 2. Set the REMCDBCTL.PRUN bit to 0.
- 3. Set the REMCDBCTL.MODEN bit to 0.
- 19.4.3 REMO Output Waveform

Carrier refers to infrared frequency in infrared remote control communication. Note, however, that carrier in this manual refers to sub-carrier used in infrared remote control communication, as REMC does not control infrared rays directly.

The REMC outputs the logical AND between the carrier signal output from the carrier generator and the data signal output from the data signal generator. Figure 19.3 shows an example of the output waveform.

(Set carrier signal cycle) (Set carrier signal duty)

(Enable/disable carrier modulation) (Configure output signal polarity)

(Clear interrupt flags) (Enable interrupts)

(Set data signal duty) (Set data signal cycle)

(Reset internal counters) (Start counting)

(REMCINTF.DBIF bit = 1). (Stop counting) (Disable count operation clock)



Figure 19.3 REMO Output Waveform Example

Carrier signal

The carrier signal is generated by comparing the values of the 8-bit counter for carrier generation that runs with CLK_REMC and the setting values of the REMCCARR.CRDTY[7:0] and REMCCARR.CRPER[7:0] bits. Figure 19.4 shows an example of the carrier signal generated.



Figure 19.4 Example of Carrier Signal Generated

The carrier signal frequency and duty ratio can be calculated by the equations shown below.

Carrier frequency = $f_{CLK_REMC} / (CRPER + 1)$ Duty ratio = (CRDTY + 1) / (CRPER + 1)

Where,

f_{CLK_REMC}:CLK_REMC frequency [Hz]CRPER:REMCCARR.CRPER[7:0] bit-setting value (1-255)CRDTY:REMCCARR.CRDTY[7:0] bit-setting value (0-254)* REMCCARR.CRDTY[7:0] bits < REMCCARR.CRPER[7:0] bits</td>

The 8-bit counter for carrier generation is reset by the REMCDBCTL.PRESET bit and is started/stopped by the REMCDBCTL.PRUN bit in conjunction with the 16-bit counter for data signal generation. When the counter value is matched with the REMCCARR.CRDTY[7:0] bits, the carrier signal waveform is inverted. When the counter value is matched with the REMCCARR.CRPER[7:0] bits, the carrier signal waveform is inverted and the counter is reset to 0x00.

Data signal

The data signal is generated by comparing the values of the 16-bit counter for data signal generation (REMCDBCNT.DBCNT[15:0] bits) that runs with CLK_REMC and the setting values of the REMCAPLEN. APLEN[15:0] and REMCDBLEN.DBLEN[15:0] bits. Figure 19.5 shows an example of the data signal generated.



Figure 19.5 Example of Data Signal Generated

The data length and duty ratio of the pulse-width-modulated data signal can be calculated with the equations shown below.

Data length = $(DBLEN + 1) / f_{CLK_REMC}$ Duty ratio = (APLEN + 1) / (DBLEN + 1)

Where,

f _{CLK_REMC} :	CLK_REMC frequency [Hz]
DBLEN:	REMCDBLEN.DBLEN[15:0] bit-setting value (1-65,535)
APLEN:	REMCAPLEN.APLEN[15:0] bit-setting value (0-65,534)
* REMCAP	LEN.APLEN[15:0] bits < REMCDBLEN.DBLEN[15:0] bits

The 16-bit counter for data signal generation is reset by the REMCDBCTL.PRESET bit and is started/ stopped by the REMCDBCTL.PRUN bit. When the counter value is matched with the REMCAPLEN.APLEN[15:0] bits (compare AP), the data signal waveform is inverted. When the counter value is matched with the REMCDBLEN.DBLEN[15:0] bits (compare DB), the data signal waveform is inverted and the counter is reset to 0x0000.

A different interrupt can be generated when the counter value is matched with the REMCDBLEN.DBLEN[15:0] and REMCAPLEN.APLEN[15:0] bits, respectively.

Repeat mode and one-shot mode

When the 16-bit counter for data signal generation is set to repeat mode (REMCDBCTL.TRMD bit = 0), the counter keeps operating until it is stopped using the REMC3DBCTL.PRUN bit. When the counter is set to one-shot mode (REMCDBCTL.TRMD bit = 1), the counter stops automatically when the counter value is matched with the REMCDBLEN.DBLEN[15:0] bit-setting value.

19.4.4 Continuous Data Transmission and Compare Buffers

Figure 19.6 shows an operation example of continuous data transmission with the compare buffer enabled.

REMCDBCTL.PRUN							
16-bit counter for data signal generation [DBCNT[15:0])	(1)(2)(3)		0x0bd1 0x11b8		00be 0x017a 0x00		02f4
REMCAPLEN.APLEN[15:0]	0x0bd0			0x00bd			
REMCDBLEN.DBLEN[15:0]	0x11b8		0x017a		0x02f4	0	(017a
REMCAPLEN buffer		0x0bd0		OxOOb	d	0x00bd	
REMCDBLEN buffer		0x11b8		0x017	a	0x02f4	
REMCINTF.APIF			←Cleared		← Cleared		
REMCINTF.DBIF			24	← Cleare		Cleared	
REMCINTF.DBCNTRUN							
REMCINTF.APLENBSY							
REMCINTF.DBLENBSY							
Data signal		n				_	-
(Modulated data)		oT	0 Te	+	T T	oT.	

Figure 19.6 Continuous Data Transmission Example

When the compare buffer is disabled (REMCDBCTL.BUFEN bit = 0), the 16-bit counter value is directly compared with the REMCAPLEN.APLEN[15:0] and REMCDBLEN.DBLEN[15:0] bit values. The comparison value is altered immediately after the REMCAPLEN.APLEN[15:0] or REMCDBLEN.DBLEN[15:0] bits are rewritten.

When the compare buffer is enabled (REMCDBCTL.BUFEN bit = 1), the REMCAPLEN.APLEN[15:0] and REMCDBLEN.DBLEN[15:0] bit values are loaded into the compare buffers provided respectively (REMCAPLEN buffer and REMCDBLEN buffer) and the 16-bit counter value is compared with the compare buffers. The comparison values are loaded into the compare buffers when the 16-bit counter is matched with the REMCDBLEN buffer (when the count for the data length has completed). Therefore, the next transmit data can be set during the current data transmission. When the compare buffers are enabled, the buffer status flags (REMCINTF.APLENBSY bit and REMCINTF.DBLENBSY bit) become effective. The flag is set to 1 when the setting value is written to the register and cleared to 0 when the written value is transferred to the buffer.

19.5 Interrupts

The REMC has a function to generate the interrupts shown in Table 19.2.

		1			
Interrupt	Interrupt flag	Set condition	Clear condition		
Compare AP	REMCINTF.APIF	When the REMCAPLEN register (or	Writing 1 to the interrupt flag or the		
		REMCAPLEN buffer) value and the 16-bit counter REMCDBCTL.REMCRST bi			
		for data signal generation are matched			
Compare DB	REMCINTF.DBIF	When the REMCDBLEN register (or	Writing 1 to the interrupt flag or the		
		REMCDBLEN buffer) value and the 16-bit	REMCDBCTL.REMCRST bit		
		counter for data signal generation are matched			

Table 19.2 REMC Interrupt Function

The REMC provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. Figure 19.7 shows a diagram of the REMCINT interrupt signal. The REMCINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 19.7 REMCINT Interrupt Circuit

19.6 Application Example: Driving EL Lamp

The REMC can be used to simply drive an EL lamp as an application example. Figure 19.8 and Figure 19.9 show an example of an EL lamp drive circuit and an example of the drive waveform generated, respectively.



Figure 19.8 Example of EL Lamp Drive Circuit



Figure 19.9 Example of Generated Drive Waveform

The REMO and CLPLS signals are output from the respective pins while the REMCDBCTL.PRUN bit = 1. The difference between the setting values of the REMCDBLEN.DBLEN[15:0] bits and REMCAPLEN.APLEN[15:0] bits becomes the CLPLS pulse width (high period).

19.7 Control Registers

See Section 10.9 for descriptions of the control registers for REMC.

20. DMA Controller (DMAC)

20.1 Overview

The main features of the DMAC are outlined below.

- Supports byte, halfword, and word transfers.
- Each DMAC channel can be configured to different transfer conditions independently.
- Supports memory-to-memory, memory-to-peripheral circuit, and peripheral circuit-to-memory transfers.
- Supports hardware DMA requests from peripheral circuits and software DMA requests.
- Priority level for each channel is selectable from two levels.

Figure 20.1 shows the DMAC configuration.

Table 20 1	DMAC	Channel	Configuration	of	S1D1	30.00
14018 20.1	DIVIAC	Channer	Conngulation	UI	3101	3000

Item	S1D13C00
Number of channels	4 channels (Ch.0 to Ch.3)
Transfer source memories	External Serial Flash and Internal RAM
Transfer destination memories	Internal RAM
Transfer source peripheral circuits	SPI, QSPI, I2C
Transfer destination peripheral circuits	SPI, QSPI, I2C, SND



Figure 20.1 DMAC Configuration

20.2 Operations

20.2.1 Initialization

The DMAC should be initialized with the procedure shown below.

- $1. \hspace{0.1in} \text{Set the data structure base address to the DMACCPTR register.}$
- 2. Configure the data structure for the channels to be used.
 - Set the control data.
 - Set the transfer source end pointer.
- Set the transfer destination end pointer.
- 3. Set the DMACCFG.MSTEN bit to 1.
- 4. Configure the DMACRMSET and DMACRMCLR registers.
 - (Configure masks for DM
- 5. Configure the DMACENSET and DMACENCLR registers.
- 6. Configure the DMACPASET and DMACPACLR registers.
- 7. Configure the DMACPRSET and DMACPRCLR registers.
- 8. Set the following registers when using the interrupt:
 - Write 1 to the interrupt flags in the DMACENDIF and DMACERRIF registers.
 - Configures the DMACENDIESET/DMACENDIECLR and DMACERRIESET/DMACERRIECLR registers.

(Enable DMAC)

(Configure masks for DMA transfer requests from peripheral circuits)DMACENCLR registers.(Enable channels used)DMACPACLR registers.(Select data structure used)DMACPRCLR registers.(Set priorities)

(Clear interrupt flags)

and DMACERRIESET/DMACERRIECLR registers. (Enable/disable interrupts)
9. Set the DMA request enable bits of the peripheral circuits that use DMA transfer to 1.

10. To issue a software DMA request to Ch.n, write 1 to the DMACSWREQ.SWREQn bit.

20.3 Priority

If DMA requests are issued to two or more channels, the DMA transfers are performed in order from the highest priority channel. The channel of which the priority level is set to 1 by the DMACPRSET.PRSETn bit has the highest priority. If two or more channels have been set to the same priority level, the smaller channel number takes precedence.

20.4 Data Structure

To perform DMA transfers, a data structure that contains basic transfer control information must be provided. The data structure consists of two blocks, primary data structure and alternate data structure, and one of them is used according to the DMA transfer mode.

The data structure can be located at an arbitrary address in the RAM area by setting the base address to the DMACCPTR.CPTR[31:0] bits.

The data structure for each channel consists of a transfer source end pointer, a transfer destination end pointer, and control data. An area of 16 bytes \times 2 is allocated in the RAM for each channel.

The whole size of the data structure and the alternate data structure base address depend on the number of channels implemented.

Number of channels	Data structure	Primary data structure	Alternate data structure
Implemented	Size	Base address	Base address
1	32	DMACCPTR.CPTR[31:0] (CPTR[4:0] = 0x00)	DMACCPTR.CPTR[31:0] + 0x10
2	64	DMACCPTR.CPTR[31:0] (CPTR[5:0] = 0x00)	DMACCPTR.CPTR[31:0] + 0x20
3 to 4	128	DMACCPTR.CPTR[31:0] (CPTR[6:0] = 0x00)	DMACCPTR.CPTR[31:0] + 0x40
5 to 8	256	DMACCPTR.CPTR[31:0] (CPTR[7:0] = 0x00)	DMACCPTR.CPTR[31:0] + 0x80
9 to 16	512	DMACCPTR.CPTR[31:0] (CPTR[8:0] = 0x000)	DMACCPTR.CPTR[31:0] + 0x100
17 to 32	1,024	DMACCPTR.CPTR[31:0] (CPTR[9:0] = 0x000)	DMACCPTR.CPTR[31:0] + 0x200

Table 20.2 Data Structure Size According to Number of Channels Implemented

Ch.31 (alternate)	0.0000000	Ch.31 (primary)	Contractory of the second		
Ch.30 (alternate)	0x3f0	Ch.30 (primary)	- 0x1f0		
Ch 29 (alternate)	0x3e0	Ch 29 (primary)	0x1e0		
Ch.28 (alternate)	0x3d0	Ch.28 (primary)	0x1d0		
Ch 27 (alternate)	0x3c0	Ch 27 (primary)	0x1c0		
Ch.26 (alternate)	0x3b0	Ch.26 (primary)	0x1b0		
Ch 25 (alternate)	0x3a0	Ch 25 (primary)	0x1a0		
Ch.24 (alternate)	0x390	Ch.24 (primary)	0x190		
Ch.23 (alternate)	0x380	Ch.23 (primary)	0x180		
Ch.22 (alternate)	0x370	Ch.22 (primary)	0x170		
Ch.21 (alternate)	0x360	Ch.21 (primary)	0x160		
Ch.20 (alternate)	0x350	Ch.20 (primary)	0x150		
Ch.19 (alternate)	0x340	Ch.19 (primary)	0x140		
Ch.18 (alternate)	0x330	Ch.18 (primary)	_0x130		
Ch.17 (alternate)	0x320	Ch.17 (primary)	0x120		
Ch.16 (alternate)	0x310	Ch.16 (primary)	0x110		
Ch.15 (alternate)	0x300	Ch.15 (primary)	0x100		
Ch.14 (alternate)	0x210	Ch.14 (primary)	0x010		
Ch.13 (alternate)	0x2e0	Ch.13 (primary)	Ox0e0		
Ch.12 (alternate)	0x2d0	Ch.12 (primary)	0x0d0		
Ch.11 (alternate)	0x2c0	Ch.11 (primary)	0x0c0		
Ch.10 (alternate)	0x2b0	Ch.10 (primary)	00000		
Ch.9 (alternate)	0x2a0	Ch.9 (primary)	- 0x0a0		
Ch.8 (alternate)	0x290	Ch.8 (primary)	0x090		
Ch.7 (alternate)	0x280	Ch.7 (primary)	0x080		
Ch.6 (alternate)	0x270	Ch.6 (primary)	0x070		
Ch.5 (alternate)	0x260	Ch.5 (primary)	01000		
Ch.4 (alternate)	0x250	Ch.4 (primary)	0x050	10	- 50
Ch.3 (alternate)	0x240	Ch.3 (primary)	0x040	Reserved	0
Ch.2 (alternate)	0x230	Ch.2 (primary)	0x030	Control data	0x000
Ch.1 (alternate)	0x220	Ch.1 (primary)	0x020	Transfer destination end point	ter
Ch.0 (alternate)	0x210	Ch.0 (primary)	0x010	Transfer source end pointer	0x004
	0x200		Offect		- 02000
	Base addr	ress set with the DMAC	CPTR register		
Eigure 20 3	Data Stru	cture Address Ma	n (when 32 ch	nannels are implementer	d)

ternate data structure	Primary data structure		12
Ch.3 (alternate)	Ch.3 (primary)	Reserved	0
Ch.2 (alternate)	Ch.2 (primary)	Control data	0x00C
Ch.1 (alternate)	Ch.1 (primary)	Transfer destination end pointer	0.000
Ch.0 (alternate)	Ch.0 (primary)	Transfer source end pointer	0x004
00040	Offset		0,000
Base address	s set with the DMACCPTR register		
Dase address	is set with the DMACOL TH register		
Base address	Offset s set with the DMACCPTR register		

Figure 20.3 Data Structure Address Map (when 4 channels are implemented)

The alternate data structure base address can be determined from the DMACACPTR.ACPTR[31:0] bits.

20.4.1 Transfer Source End Pointer

Set the source data end address. The address of data to be transferred should be set as it is if the transfer source address is not incremented.

20.4.2 Transfer Destination End Pointer

Set the address to which the last transfer data is written. The address for writing transfer data should be set as it is if the transfer destination address is not incremented.

20.4.3 Control Data

Set the DMA transfer information. Figure 20.4 shows the constituent elements of the control data.

31 30 29 28 27 26 25 24	23 22 21 20 19 18	17 16 15 14	13,12 11,10,9,8 7,6,5,4	3	2 1 0
dst_inc dst_size src_inc src_size		R_power	n_minus_1		cycle_ctrl
			0 CO		Reserved

Figure 20.4 Constituent Elements of Control Data

dst_inc

Set the increment value of the transfer destination address. The setting value must be equal to or larger than the transfer data size when the address is incremented.

Table 20.3 Increment Value of Transfer Destination Address

dst_inc	Increment value
0x3	No increment
0x2	+4
0x1	+2
0x0	+1

dst_size

Set the size of the data to be written to the transfer destination. It should be the same value as the src_size. Table 20.4 Size of Data Written to Transfer Destination

dst_size	Data size
0x3	Reserved
0x2	Word
0x1	Halfword
0x0	Byte

src_inc

Set the increment value of the transfer source address. The setting value must be equal to or larger than the transfer data size when the address is incremented.

Table 20.5 Increment Value of Transfer Source Address

dst_inc	Increment value
0x3	No increment
0x2	+4
0x1	+2
0x0	+1

src_size

Set the size of the data to be read from the transfer source. It should be the same value as the dst_size.

Table 20.6 Size of Data Read from Transfer Source

src_size	Data size
0x3	Reserved
0x2	Word
0x1	Halfword
0x0	Byte

R_power

Set the arbitration cycle during successive data transfer.

Arbitration cycle $(2^R) = 2^{R_power}$

When the DMAC is performing a successive transfer, it suspends the data transfer at the cycle set with R_power. If DMA requests have been issued at that point, the DMAC re-arbitrates them according to their priorities and then performs a DMA transfer for the channel with the highest priority. If the arbitration cycle setting value is larger than the number of successive data transfers, successive data transfers will not be suspended.

n_minus_1

Set the number of DMA transfers to be executed successively.

Number of successive transfers (N) = $n_{minus_1} + 1$

When the set number of successive transfers has completed, a transfer completion interrupt occurs.

cycle_ctrl

Set the DMA transfer mode.

Table 20.7 DMA Transfer Mode

cycle_ctrl	DMA transfer mode		
0x7	Peripheral scatter-gather transfer		
	(for alternate data structure)		
0x6	Peripheral scatter-gather transfer		
	(for primary data structure)		
0x5	Memory scatter-gather transfer		
	(for alternate data structure)		
0x4	Memory scatter-gather transfer		
	(for primary data structure)		
0x3	Ping-pong transfer		
0x2	Auto-request transfer		
0x1	Basic transfer		
0x0	Stop		

20.5 DMA Transfer Mode

20.5.1 Basic Transfer

This is the basic DMA transfer mode. In this mode, DMA transfer starts when a DMA transfer request from a peripheral circuit or a software DMA request is issued, and it continues until it is completed for the set number of successive transfers or it is suspended at the arbitration cycle. To resume the DMA transfer suspended at the arbitration cycle, a DMA transfer request must be reissued.

When the set number of successive transfers has completed, a transfer completion interrupt occurs.

DMA transfer operation DMACENDIF.ENDIFn		-{DMA transfer 3}(DMA transfer 4)	-{DMA transfer 7}/DMA transfer 8}
	DMA transfer request	DMA transfer request	DMA transfer request

Figure 20.5 Basic Transfer Operation Example ($N = 8, 2^R = 2$)

20.5.2 Auto-Request Transfer

Similar to the basic transfer, DMA transfer starts when a DMA transfer request from a peripheral circuit or a software DMA request is issued, and it continues until it is completed for the set number of successive transfers or it is suspended at the arbitration cycle. The DMAC resumes the DMA transfer suspended at the arbitration cycle without a DMA transfer request being reissued.

When the set number of successive transfers has completed, a transfer completion interrupt occurs.

DMA transfer operation DMACENDIF.ENDIF <i>n</i>	
	DMA transfer request

Figure 20.6 Auto-Request Transfer Operation Example ($N = 8, 2^R = 2$)

20.5.3 Ping-Pong Transfer

In ping-pong transfer mode, the DMAC performs basic transfers repeatedly while switching between the primary data structure and alternate data structure. The data structures are referred alternately, and DMA transfer is terminated when the control data with cycle_ctrl set to 0x0 is referred. A transfer completion interrupt occurs each time a transfer using a data structure is completed.

Seiko Epson Corporation



Figure 20.7 Ping-Pong Transfer Operation Example

DMA transfer procedure

- 1. Start data transfer by following the procedure shown in Section 20.2.1, "Initialization." In Step 2 of the initialization procedure, set Task A and Task B to the primary data structure and the alternate data structure, respectively.
- 2. Set Task C to the primary data structure after a DMA transfer completion interrupt has occurred by Task A.
- 3. Set Task D to the alternate data structure when a DMA transfer completion interrupt has occurred by Task B.
- 4. Repeat Steps 2 and 3.
- 5. Set cycle_ctrl to 0x0 after a DMA transfer completion interrupt has occurred by the next to last task.
- 6. The DMA transfer is completed when a DMA transfer completion interrupt occurs by the last task.

20.5.4 Memory Scatter-Gather Transfer

In scatter-gather transfer mode, first the DMAC, using the primary data structure, copies a data structure from the data structure table, which has been prepared with multiple data structures included in advance, to the alternate data structure, and then it performs DMA transfer using the alternate data structure. The DMAC performs this operation repeatedly. By programming the transfer mode of the data structure located at the end of the table as a basic transfer, the DMA transfer can be terminated with a transfer completion interrupt. This mode requires a

DMA transfer request only for starting the first data transfer. Subsequent data transfers are performed by auto-requests.







Figure 20.9 Memory Scatter-Gather Transfer Operation Example

DMA transfer procedure

- 1. Configure the data structure table for scatter-gather transfer. Set the cycle_ctrl for the last task to 0x1 and those for other tasks to 0x5.
- 2. Start data transfer by following the procedure shown in Section 20.2.1, "Initialization." In Step 2 of the initialization procedure, configure the primary data structure with the control data shown below.

```
Transfer source end pointer = Data structure table end address

Transfer destination end pointer = Alternate data structure end address

dst_inc = 0x2

dst_size = 0x2

src_inc = 0x2

src_size = 0x2

R_power = 0x2

n_minus_1 = Number of tasks \times 4 - 1

cycle_ctrl = 0x4
```

3. The DMA transfer is completed when a DMA transfer completion interrupt occurs.

20.5.5 Peripheral Scatter-Gather Transfer

In memory scatter-gather transfer mode, the second and subsequent DMA transfers are performed by auto-requests. On the other hand, in peripheral scatter-gather transfer mode, all DMA transfers are performed by a DMA transfer request issued by a peripheral circuit or a software DMA request.



Figure 20.10 Peripheral Scatter-Gather Transfer Operation Example

DMA transfer procedure

- 1. Configure the data structure table for scatter-gather transfer. Set the cycle ctrl for the last task to 0x1 and those for other tasks to 0x7.
- Start data transfer by following the procedure shown in Section 20.2.1, "Initialization." In Step 2 of the initialization procedure, configure the primary data structure with the control data shown below.

Transfer source end pointer = Data structure table end address Transfer destination end pointer = Alternate data structure end address dst_inc = 0x2dst_size = 0x2src_inc = 0x2src_size = 0x2R_power = 0x2n_minus_1 = Number of tasks $\times 4 - 1$ cycle_ctrl = 0x6

- 3. Issue a DMA transfer request in each task using a peripheral circuit or via software.
- 4. The DMA transfer is completed when a DMA transfer completion interrupt occurs.

20.6 DMA Transfer Cycle

A DMA transfer requires several clock cycles to execute. Figure 20.11 shows sequence of the internal bus accesses of a DMA transfer cycle. Note that a bus access may take more than one clock cycle depending on the access type (read or write) and memory type (Flash, RAM, memory-mapped serial flash, registers).



Figure 20.11 DMA Transfer Cycle

20.7 Interrupts

The DMAC has a function to generate the interrupts shown in Table 20.8.

Table 20.8 DMAC Interrupt Function

		·	
Interrupt	Interrupt flag	Set condition	Clear condition
DMA transfer completion	DMACENDIF.ENDIFn	When DMA transfers for a set number of	Writing 1
		successive transfers have completed	
DMA transfer error	DMACERRIF.ERRIF	When an internal bus error has occurred	Writing 1

The DMAC provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the Host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. Figure 20.12 shows a diagram of the DMAINT interrupt signal. The DMAINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 20.12 DMAINT Interrupt Circuit

20.8 Control Registers

See Section 10.10 for descriptions of the control registers for DMAC.

21. Memory Display Controller (MDC)

21.1 Overview

The MDC is a multi-function peripheral which provides hardware support for interfacing to memory displays. It also provides graphics hardware acceleration functions. The features of the MDC are listed below.

- Panel interfaces:
 - Parallel 6-bit color interface
 - SPI 1-bit black-and-white interface + COM
 - SPI 3-bit color interface + COM
- Output voltage supplies for display panels: - Programmable VMDH and VMDL step-up voltage supplies
- Rotation of frame buffer image to panel: 0, 90, 180, and 270 degrees
- Color formats: 6-bit RRGGBB, 3-bit RGB color, 1-bit black-and-white
- Bitmap formats: 1 bit, 2 bits (with alpha-blending value)
- Image/bitmap copy functions:
 - Image/bitmap copy with scaling and rotation from source to destination memory location with alpha-blending of background and foreground pixels for 6-bit color.
 - Image/bitmap copy with horizontal and vertical shearing from source to destination memory location with alpha-blending of background and foreground pixels for 6-bit color.
- Drawing functions:
 - Line drawing with programmable thickness.
 - Rectangle drawing, filled and unfilled, with programmable horizontal and vertical line thickness for unfilled rectangle drawing.
 - Ellipse drawing, filled and unfilled, with programmable thickness at X- and Y-axis crossings for unfilled ellipse drawing
- External Host Interface:
 - Configurable indirect 8-bit parallel, SPI, or QSPI interface.
 - Allows an external host MCU to access the internal bus.
- Event Processor with simple instruction set

Figure 21.1 shows the MDC block diagram.



Figure 21.1 MDC Block Diagram

21.2 Input/Output Pins and External Connections

21.2.1 Display Panel External Connections

Section 4.2.2 describes the pins for the panel interface. Figure 21.2 to Figure 21.8 show the connections for the different panel interfaces supported. Sections in 21.6.2 describe the initialization procedure for each panel.

21.2.1.1 6-Bit Color Panel Connections



^{*1} VCOM/XFRP pins should be connected according to the panel specification Figure 21.2 Connection between S1D13C00 and 6-Bit Color Panel

21.2.1.2 SPI Panel Connections



Figure 21.3 Connection between S1D13C00 and 1-/3-Bit SPI Panel

21.2.1.3 Grayscale Panels Connections



Figure 21.4 Connection between S1D13C00 and 8-Bit Parallel Grayscale Panel

S1D13C00	HST C	 External Grayscale Panel with Serial 3-wire Interface
		Interface

Figure 21.5 Connection between S1D13C00 and 3-Wire Serial Grayscale Panel

S1D13C00	HST VST ENB XRST			External Grayscale Panel with Serial 4-wire Interface
----------	---------------------------	--	--	--

Figure 21.6 Connection between S1D13C00 and 4-Wire Serial Grayscale Panel

21.2.1.4 EPD Panel Connections





Figure 21.8 Connection between S1D13C00 and 4-Wire Serial EPD Panel

21.2.2 External Host Interface Connections

Section 4.2.1 describes the pins for the host MCU interface and Section 4.3 provides the connection information (including unused pins termination) for the types of host interface connections. Figure 21.9 to Figure 21.12 show connection examples to a Host MCU with the 4 different interface types.



Figure 21.9 Connection between Host MCU and S1D13C00 with Indirect 8-Bit Interface



Figure 21.10 Connection between Host MCU and S1D13C00 with Normal SPI Interface



Figure 21.11 Connection between Host MCU and S1D13C00 with Dual-Data SPI Interface



Figure 21.12 Connection between Host MCU and S1D13C00 with Quad-Data SPI Interface

Unused pins for SPI interfaces should be properly terminated (see Section 4.3). Bidirectional data I/O pins (HIFD[7:0]) should be terminated with pull-up or pull-down resistors to reduce current when the interface is idle.

21.3 Voltage Booster

The display drive voltages VMDH and VMDL can be generated by the internal VMD power supply circuit.

21.3.1 Overview

The MDC has a built-in voltage booster circuit and linear regulators which provide two voltage supplies VMDH and VMDL. These two voltage supplies each have a 3-bit voltage selection control to support supply requirements of different memory display panels. The following table shows the nominal voltage selections for VMDH and VMDL:

MDCBSTVMD.VMDHVOL[2:0]	VMDH
0	4.3V
1	4.4V
2	4.5V
3	4.6V
4	4.7V
5	4.8V
6	4.9V
7	5.0V
MDCBSTVMD VMDI VOI [2.0]	VMDI
	VMDL
0	2.3V
0 1	2.3V 2.7V
0 1 2	2.3V 2.7V 3.0V
0 1 2 3	2.3V 2.7V 3.0V 3.1V
0 1 2 3 4	2.3V 2.7V 3.0V 3.1V 3.2V
0 1 2 3 4 5	2.3V 2.7V 3.0V 3.1V 3.2V 3.3V
0 1 2 3 4 5 6	2.3V 2.7V 3.0V 3.1V 3.2V 3.3V 3.4V

Table 21.1 VMDH	H and VMDL Nominal	Voltage Selections
-----------------	--------------------	--------------------

The minimum input supply voltage for the voltage booster circuit is VDD=2.0V.

21.3.2 Configuration of VMD Power Supply Circuit



Figure 21.13 shows a block diagram of the voltage booster circuit.

Figure 21.13 Voltage Booster Block Diagram

The internal VMD power supply circuit consists of an input voltage regulator, a charge pump booster, and an output voltage regulator. The input voltage regulator generates a regulated constant voltage for driving the charge pump booster from the power supply voltage VDD. The charge pump booster generates a boosted voltage VC3. The output voltage regulator generates VMDH and VMDL from VC3. The VMDH and VMDL output voltage levels can be adjusted via software.

If the display panel does not use the VMDH and VMDL voltages, leave the VMDH and VMDL pins open. Do not alter the VMD power supply control bit initial values.

21.3.3 Controlling VMD Power Supply Circuit

The VMD power supply circuit should be controlled as in the procedure shown below.

- 1. Configure the MDCBSTCLK.CLKSRC and MDCBSTCLK.CLKDIV[2:0] bits.
- 2. Configure the following MDCBSTPWR register bits:
 - Write 0 to the MDCBSTPWR.REGECO bit.
 - Write 1 to the MDCBSTPWR.REGON bit.
 - Write 1 to the MDCBSTPWR.BSTON bit.

*1 This bit can be set to 1 for "economy mode" if the display is static (no display update). Before performing a display update, it should be cleared back to 0 for "normal mode".

3. Wait for the VC3 boosted voltage output to stabilize.

For the boosted voltage output stabilization time, refer to "DC Characteristics" chapter.

(Configure voltage booster clock)

(Activate voltage regulator)

(Activate voltage booster)

(Set voltage regulator to normal mode) *1

- 4. Configure the following MDCBSTVMD register bits:
 - MDCBSTVMD.VMDHVOL[2:0] bits
 - MDCBSTVMD.VMDLVOL[2:0] bits
 - Write 1 to the MDCBSTVMD.VMDHON bit.
 - Write 1 to the MDCBSTVMD.VMDLON bit.
- 5. Wait for the VMDH and VMDL voltage outputs to stabilize. For the VMD voltage outputs stabilization time, refer to "DC Characteristics" chapter.

21.3.4 External VC3 Input Supply

If higher output current is required for VMDH and VMDL, or VDD supply voltage is required to be the same as in booster off, the internal voltage booster can be turned off and the VMD power supply can be powered by an external source through the VC3 pin. Note, the power supply for VC3 needs to cover the output current for VMDH and VMDL.

When applying an external power source through the VC3 pin, set the MDCBSTPWR.REGON and MDCBSTPWR.BSTON bits to 0.

For the external supply voltage applied to VC3, refer to "DC Characteristics" chapter.

See Section 4.5 for details about the connection diagram for applying an external VC3 supply.

21.4 VCOM/XFRP Output

The VCOM and XFRP output clock signals are both off and logic 0 on power-up or reset. The pixels on the panel are not visible (black display) when VCOM/XFRP is off, and VCOM/XFRP must be turned on in order for the pixels to become visible. The VCOM/XFRP outputs require a proper turn-on and turn-off timing sequence which is handled by the VCOM/XFRP clock generation circuit. The following descriptions assume that the system clock is already turned on (SYSCTRL.IOSCEN=1) in order to access the synchronous registers in the S1D13C00.

Turn-On Sequence

- 1. Make sure the OSC1 clock is turned on first. See Section 7.1.2 for details.
- 2. Set the desired VCOM frequency by programming the MDCDISPVCOMDIV register. See Section 10.11.4 for details on the relationship between the VCOM frequency and the MDCDISPVCOMDIV register value.
- 3. Set MDCDISPCTL.VCOMEN to 1 to turn on VCOM.

Turn-Off Sequence

- 1. Clear the MDCDISPCTL.VCOMEN bit to 0 to turn off VCOM/XFRP.
- 2. If OSC1 will be turned off, wait at least one VCOM/XFRP clock cycle before turning off OSC1.
- 3. Turn off OSC1 (if required by application).

Dynamic Switching of VCOM/XFRP Frequency

When the VCOM/XFRP is on (running), its frequency can be dynamically switched by the following steps:

- 1. Set the MDCVCOMCLKCTL.VCOMCLKDIS bit to 1 to disable the clock for the VCOM/XFRP clock generation circuit.
- 2. Set the MDCVCOMCLKCTL.VCOMCNTRST bit to 1 to reset the internal 16-bit counter for VCOM/XFRP clock generation to 0x0000.
- 3. Clear the MDCVCOMCLKCTL.VCOMCNTRST bit to 0 to release the internal 16-bit counter for VCOM/XFRP from reset.
- 4. Write the new MDCDISPVCOMDIV register value which will determine the new frequency.
- 5. Clear the MDCVCOMCLKCTL.VCOMCLKDIS bit to 0 to enable the clock for the VCOM/XFRP clock generation circuit.

(Adjust VMDH voltage level) (Adjust VMDL voltage level) (Enable VMDH output) (Enable VMDL output)

21.5 Image Data Formats

21.5.1 Pixel Data Formats

The MDC supports several pixel data formats depending on the type of panel selected. The panel type and pixel data format are controlled by the following register bits:

- MDCDISPCTL.DISPEPD selects EPD panels
- MDCDISPCTL.DISPGS selects grayscale panel or other panels
- MDCDISPCTL.DISPSPI selects 1-bit/3-bit SPI panel or 6-bit color panel
- MDCDISPCTL.SPITYPE selects SPI panel type between 1-bit black-and-white or 3-bit color
- MDCTRIGCTL.DISPBPP[1:0] selects grayscale panel bits-per-pixel (BPP) format
- MDCDISPCTL2.GSALPHA enables/disables alpha channel for grayscale formats

The following table shows the control register bits and panel types selected:

Panel Type	MDCDISPCTL. DISPEPD	MDCDISPCTL. DISPGS	MDCDISPCTL. DISPSPI	MDCDISPCTL. SPITYPE	MDCTRIGCTL. DISPBPP[1:0]	MDCDISPCTL2. GSALPHA
6-Bit Color	0	0	0	-	-	-
3-Bit Color SPI *1-Bit B&W SPI	0	0	1	1	-	-
	0	0	1	0	-	0 = no alpha channel 1 = 1-bit alpha channel
*1BPP EPD/Grayscale	-	1	-	00b	0 = no alpha channel 1 = 1-bit alpha channel	
2BPP EPD/Grayscale	-	1	-	-	01b	0 = no alpha channel 1 = 2-bit alpha channel
4BPP EPD/Grayscale	-	1	-	-	10b	0 = no alpha channel 1 = 4-bit alpha channel
8BPP EPD/Grayscale	-	1	-	-	11b	0 = no alpha channel 1 = 8-bit alpha channel

Table 21.2 Register Control Bits for Panel Types

* The 1-Bit black-and-white SPI panel and 1BPP Grayscale panel pixel formats are the same (1BPP with or without 1-bit alpha channel).

21.5.1.1 6-Bit Color

The 6-bit color format supports a 6-bit RRGGBB data (2 bits per color) and each pixel is stored as a byte in memory. The format of each pixel byte is as follows:

7	6	5	4	3	2	1	0
A1	A0	R1	RO	G1	GO	B1	B0

The upper two bits store the alpha-channel value (0 to 3). The alpha-channel value is only used during drawing or pixel copy operations and is ignored by the display updater which transfers pixels to the panel. The alpha value specifies the alpha-blending level between the source pixel and the background/destination pixel. Alpha value of 00b means the pixel is transparent (invisible) and alpha value of 11b means the pixel is 100% visible. Alpha value of 01b is 33% visible and alpha value of 10b is 67% visible.

The memory organization of the frame buffer has the top left pixel at the base address of the frame buffer. The address increases from left to right pixel of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	Virtual Width (stride) of Image (VW)									
Ì	0	1	2				VW-2	VW-1		
ľ	VW	VW+1	VW+2				2VW-2	2VW-1		
ľ	2VW	2VW+1	2VW+2				3VW-3	3VW-1		
ſ									Heio	
ſ									ineng	
I	(H-1)VW	(H-1)VW+1	(H-1)VW+2				(H)VW-2	(H)VW-1	★	

Height of Image (H)

Figure 21.14 Frame Buffer for 6-bit Color Image

Figure 21.15 shows an example of a 10x2 image pattern of pixels:



Assuming the alpha channel is 100% (0b11) and color component values are 100% (0b11) for all the pixels in this example, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)	Color	Address	Value (binary)	Value (hex)	Color
0	0b11110000	0xF0	0	10	0b11111111	0xFF	10
1	0b11001100	0xCC	1	11	0b11000011	0xC3	11
2	0b11000011	0xC3	2	12	0b11111111	0xFF	12
3	0b11111111	0xFF	3	13	0b11001100	0xCC	13
4	0b11000000	0xC0	4	14	0b11110000	0xF0	14
5	0b11111100	0xFC	5	15	0b11110000	0xF0	15
6	0b11110011	0xF3	6	16	0b11111111	0xFF	16
7	0b11001111	0xCF	7	17	0b11000000	0xC0	17
8	0b11001100	0xCC	8	18	0b11111100	0xFC	18
9	0b11001100	0xCC	9	19	0b11111100	0xFC	19

Figure 21.15 6-bit Color Image Data Example

21.5.1.2 3-Bit Color with 1-Bit Alpha Channel

Two SPI 3-bit color pixels are packed into a byte in memory. The format of each pixel byte is as follows:

Table 21.4 3-Bit Color Byte Format								
7	6	5	4	3	2	1	0	
A1	R1	G1	B1	A0	RO	G0	B0	

The Rx/Gx/Bx bits are the pixel bits and the Ax bits are the alpha channel bits. The alpha-channel bit is only used during drawing and pixel copy operations and is ignored by the display updater which transfers pixels to the panel. Ax = 0 means the pixel is transparent (invisible) and Ax = 1 means the pixel is 100% visible. R0G0B0 is the left pixel on the display and R1G1B1 is the right pixel. The memory organization of the frame buffer has the top, two leftmost pixel data (first byte) at the base address of the frame buffer. The address increases from left to right groups of two pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory	Virtual Width (stride) of Image (VW)
j j	Virtual Width

					-
0	1	2		VW/2-2	VW/2-1
VW/2	VW/2+1	VW/2+2		2VW/2-2	2VW/2-1
2VW/2	2VW/2+1	2VW/2+2		3VW/2-3	3VW/2-1
(H-1)VW/2	(H-1)VW/2+1	(H-1)VW/2+2		(H)VW/2-2	(H)VW/2-1

Height of Image (H)

Figure 21.16 Frame Buffer for SPI 3-bit Color Image

Figure 21.17 shows an example of a 10x2 image pattern of pixels:



Assuming the alpha channel (bit) is 100% (0b1) for all the pixels in this example, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)		
0	0b10101100	0xAC	1	0
1	0b11111001	0xF9	3	2
2	0b11101000	0xE8	5	4
3	0b10111101	0xBD	7	6
4	0b10101010	0xAA	9	8
5	0b10011111	0x9F	11	10
6	0b10101111	0xAF	13	12
7	0b11001100	0xCC	15	14
8	0b10001111	0x8F	17	16
9	0b11101110	0xEE	19	18

Figure 21.17 SPI 3-bit Color Image Data Example
21.5.1.3 1BPP without Alpha Channel (MDCDISPCTL2.GSALPHA=0)

Eight 1-bit pixels are packed into a byte in memory. The format of each pixel byte is as follows:

Table 21.5 Byte Format for 1BPP without Alpha										
7 6 5 4 3 2 1 0										
P7	P7 P6 P5 P4 P3 P2 P1 P0									

The Px bits are the 8 pixel bits. P0 is the leftmost pixel on the display and P7 is the rightmost pixel. The memory organization of the frame buffer has the top, 8 leftmost pixels (first byte) at the base address of the frame buffer. The address increases from left to right groups of 8 pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	Virtual Width (stride) of Image (VW)											
0	1	2				VW/8-2	VW/8-1	1 🔺				
VW/8	VW/8+1	VW/8+2				2VW/8-2	2VW/8-1					
2VW/8	2VW/8+1	2VW/8+2				3VW/8-3	3VW/8-1					
(H-1)VW/8	(H-1)VW/8+1	(H-1)VW/8+2				(H)VW/8-2	(H)VW/8-1	★				

Height of Image (H)

Figure 21.18 Frame Buffer for 1BPP without Alpha Image

Figure 21.19 shows an example of a 10x2 image pattern of black-and-white pixels:

0	1	2	3	4	5	6	7	8	9	
10	11	12	13	14	15	16	17	18	19	

The bytes in memory would be as follows:

Address	Value (binary)	Value (hex)								
0	0b11001010	0xCA	7	6	5	4	3	2	1	0
1	0x00000010	0x02		\times					9	8
2	0x00110101	0x35	17	16	15	14	13	12	11	10
3	0x00000001	0x01	\ge	\ge	\times	\ge	\ge	\times	19	18

Figure 21.19 1BPP without Alpha Image Data Example

There are 8 pixels per byte and each line occupies 2 bytes (roundup(10/8)). The upper 6 bits of the second byte of a line are not used.

21.5.1.4 1BPP with 1-bit Alpha Channel (MDCDISPCTL2.GSALPHA=1)

Four 1BPP with 1-bit alpha pixels are packed into a byte in memory. The format of each pixel byte is as follows:

7	6	5	4	3	2	1	0
A3	P3	A2	P2	A1	P1	A0	P0

Table 21.6 Byte Format for 1BPP with 1-bit Alpha

The Px bits are the 4 pixel bits and the Ax bits are the alpha channel bits. The alpha-channel bit is only used during drawing and pixel copy operations and is ignored by the Display Updater which transfers pixels to the panel. Ax = 0 means the pixel is transparent (invisible) and Ax = 1 means the pixel is 100% visible.

P0 is the leftmost pixel on the display and P3 is the rightmost pixel. The memory organization of the frame buffer has the top, 4 leftmost pixels (first byte) at the base address of the frame buffer. The address increases from left to right groups of 4 pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	Virtual Width (stride) of Image (VW)												
0	1	2				VW/4-2	VW/4-1	1 🔺					
VW/4	VW/4+1	VW/4+2				2VW/4-2	2VW/4-1						
2VW/4	2VW/4+1	2VW/4+2				3VW/4-3	3VW/4-1						
(H-1)VW/4	(H-1)VW/4+1	(H-1)VW/4+2				(H)VW/4-2	(H)VW/4-1] 🛉					

Height of Image (H)

Figure 21.20 Frame Buffer for 1BPP with 1-bit Alpha Image

Figure 21.21 shows an example of a 10x2 image pattern of black-and-white pixels:

0	1	2	3	4	5	6	7	8	9
10	11	12	13	14	15	16	17	18	19

Assuming the alpha channel (bit) is 100% (1b) for all the pixels, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)				
0	1 <u>1101110</u>	EE	3	2	1	0
1	1 <u>1111010</u>	FA	7	6	5	4
2	00001 <u>1</u> 1 <u>0</u>	0E	\land	$\left \right\rangle$	9	8
3	1 <u>0111011</u>	BB	13	12	11	10
4	1 <u>110</u> 1 <u>0</u> 1 <u>1</u>	EB	17	16	15	14
5	00001011	0B	\geq	\geq	19	18

Figure 21.21 1BPP with 1-bit Alpha Image Data Example

Seiko Epson Corporation

There are 4 pixels per byte and each line occupies 3 bytes (roundup(10/4)). The upper 4 bits of the third byte of a line are not used.

21.5.1.5 2BPP without Alpha Channel (MDCDISPCTL2.GSALPHA=0)

Four 2-bit pixels are packed into a byte in memory. The format of each pixel byte is as follows:

	Table 21.7 Byte Format for 2BPP without Alpha										
7	7 6 5 4 3 2 1 0										
P3 P2 P1 P0											

P0 is the leftmost pixel on the display and P3 is the rightmost pixel. The memory organization of the frame buffer has the top, 4 leftmost pixels (first byte) at the base address of the frame buffer. The address increases from left to right groups of 4 pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	Virtual Width (stride) of Image (VW)												
0	1	2				VW/4-2	VW/4-1	1 🔺					
VW/4	VW/4+1	VW/4+2				2VW/4-2	2VW/4-1	1					
2VW/4	2VW/4+1	2VW/4+2				3VW/4-3	3VW/4-1	1					
								н					
								1					
(H-1)VW/4	(H-1)VW/4+1	(H-1)VW/4+2				(H)VW/4-2	(H)VW/4-1] 🔶 🗌					

Height of Image (H)

Figure 21.22 Frame Buffer for 2BPP without Alpha Image

Figure 21.23 shows an example of a 10x2 image pattern of 2BPP pixels:

0	1	2	3	4	5	6	7	8	9
10	11	12	13	14	15	16	17	18	19

The bytes in memory would be as follows:

Address	Value (binary)	Value (hex)				
0	11101100	EC	3	2	1	0
1	11110100	F4	7	6	5	4
2	00001100	0C	\langle	\langle	9	8
3	00110011	33	13	12	11	10
4	10000011	83	17	16	15	14
5	00000011	03	\geq	\geq	19	18

Figure 21.23 2BPP without Alpha Image Data Example

There are 4 pixels per byte and each line occupies 3 bytes (roundup(10/4)). The upper 4 bits of the third byte of a line are not used.

21.5.1.6 2BPP with 2-bit Alpha Channel (MDCDISPCTL2.GSALPHA=1)

Two 2BPP with 2-bit alpha pixels are packed into a byte in memory. The format of each pixel byte is as follows:

7	6	5	4	3	2	1	0
A	.1	P	1	A	.0	P	0

The Px bits are the 2 pixel bits and the Ax bits are the alpha channel bits. The alpha-channel bits are only used during drawing and pixel copy operations and is ignored by the Display Updater which transfers pixels to the panel. The alpha value specifies the alpha-blending level between the source pixel and the

background/destination pixel. Alpha value of 00b means the pixel is transparent (invisible) and alpha value of 11b means the pixel is 100% visible. Alpha value of 01b is 33% visible and alpha value of 10b is 67% visible.

P0 is the leftmost pixel on the display and P1 is the rightmost pixel. The memory organization of the frame buffer has the top, 2 leftmost pixels (first byte) at the base address of the frame buffer. The address increases from left to right groups of 2 pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	Virtual Width (stride) of Image (VW)									
0	1	2				VW/2-2	VW/2-1	14		
VW/2	VW/2+1	VW/2+2				2VW/2-2	2VW/2-1			
2VW/2	2VW/2+1	2VW/2+2				3VW/2-3	3VW/2-1			
									Height of Image (H)	
									110-giv 01 111-ge (11)	
(H-1)VW/2	(H-1)VW/2+1	(H-1)VW/2+2				(H)VW/2-2	(H)VW/2-1		7	

Figure 21.24 Frame Buffer for 2BPP with 2-bit Alpha Image

Figure 21.25 shows an example of a 9x2 image pattern of 2BPP pixels:



Assuming the alpha channel is 100% (11b) for all the pixels, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)		
0	11111100	FC	1	0
1	11111110	FE	3	2
2	11011100	DC	5	4
3	11111111	FF	7	6
4	00001100	0C	\land	8
5	11001111	CF	10	9
6	11001111	CF	12	11
7	11111111	FF	14	13
8	11101100	EC	16	15
9	000011111	0F	\geq	17

Figure 21.25 2BPP with 2-bit Alpha Image Data Example

Seiko Epson Corporation

There are 2 pixels per byte and each line occupies 5 bytes (roundup(9/2)). The upper 4 bits of the fifth byte of a line are not used.

21.5.1.7 4BPP without Alpha Channel (MDCDISPCTL2.GSALPHA=0)

Two 4BPP pixels are packed into a byte in memory. The format of each pixel byte is as follows:

Table 21.9 Byte Format for 4BPP without Alpha								
7	6	5	4	3	2	1	0	
	P1 P0							

P0 is the leftmost pixel on the display and P1 is the rightmost pixel. The memory organization of the frame buffer has the top, 2 leftmost pixels (first byte) at the base address of the frame buffer. The address increases from left to right groups of 2 pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	•			/W)	e) of Image (V	l Width (strid	Virtu		
	74	VW/2-1	VW/2-2				2	1	0
		2VW/2-1	2VW/2-2				VW/2+2	VW/2+1	VW/2
		3VW/2-1	3VW/2-3				2VW/2+2	2VW/2+1	2VW/2
Height of Image (H)									
intergree of intergre (iii)									
★		(H)VW/2-1	(H)VW/2-2				(H-1)VW/2+2	(H-1)VW/2+1	(H-1)VW/2

Figure 21.26 Frame Buffer for 4BPP without Alpha Image

Figure 21.27 shows an example of a 9x2 image pattern of 4BPP (black, white, 25% white, and 75% white) pixels:



Assuming 25% white pixel value is 0100b and 75% white pixel value is 1100b, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)		
0	11110000	F0	1	0
1	11111100	FC	3	2
2	01000000	40	5	4
3	11111111	FF	7	6
4	00000000	00	\land	8
5	00001111	0F	10	9
6	00001111	0F	12	11
7	11111111	FF	14	13
8	11000000	C0	16	15
9	000011111	0F	\geq	17

Figure 21.27 4BPP without Alpha Image Data Example

There are 2 pixels per byte and each line occupies 5 bytes (roundup(9/2)). The upper 4 bits of the fifth byte of a line are not used.

21.5.1.8 4BPP with 4-bit Alpha Channel (MDCDISPCTL2.GSALPHA=1)

One 4BPP with 4-bit alpha pixel occupies a byte in memory. The format of each pixel byte is as follows:

7	6	5	4	3	2	1	0		
	А	0			Р	0			

Table 21.10 Byte	e Format for 4BPF	with 4-bit Alpha
------------------	-------------------	------------------

The Px bits are the pixel bits and the Ax bits are the alpha channel bits. The alpha-channel bits are only used during drawing and pixel copy operations and is ignored by the Display Updater which transfers pixels to the panel. The alpha value specifies the alpha-blending level between the source pixel and the

background/destination pixel. Alpha value of 0000b means the pixel is transparent (invisible) and alpha value of 1111b means the pixel is 100% visible. Alpha value of 0100b is 25% visible and alpha value of 1100b is 75% visible.

The memory organization of the frame buffer has the top, leftmost pixel (first byte) at the base address of the frame buffer. The address increases from left to right of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	Virtual Width (stride) of Image (VW)									
0	1	2				VW-2	VW-1	1 ▲		
VW	VW+1	VW+2				2VW-2	2VW-1			
2VW	2VW+1	2VW+2				3VW-3	3VW-1			
								Hei		
(H-1)VW	(H-1)VW+1	(H-1)VW+2				(H)VW-2	(H)VW-1] ♦		

Height of Image (H)

Figure 21.28 Frame Buffer for 4BPP with 4-bit Alpha Image

Figure 21.29 shows an example of a 5x2 image pattern of 4BPP (black, white, 25% white, and 75% white) pixels:



Assuming alpha value is 100% (1111b), 25% white pixel value is 0100b, and 75% white pixel value is 1100b, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)	
0	11110000	F0	0
1	11111111	FF	1
2	11111100	FC	2
3	11111111	FF	3
4	11110000	F0	4
5	11111111	FF	5
6	11110000	F0	6
7	11111111	FF	7
8	11110100	F4	8
9	11111111	FF	9

Figure 21.29 4BPP with 4-bit Alpha Image Data Example

There is 1 pixel per byte and each line occupies 5 bytes.

21.5.1.9 8BPP without Alpha Channel (MDCDISPCTL2.GSALPHA=0)

One 8BPP pixel occupies a byte in memory. The format of each pixel byte is as follows:

Table 21.11 Byte Format for 8BPP without Alpha									
7	7 6 5 4 3 2 1 0								
PO									

The memory organization of the frame buffer has the top, leftmost pixel (first byte) at the base address of the frame buffer. The address increases from left to right of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	>	Virtual Width (stride) of Image (VW)										
L	VW-1	VW-2				2	1	0				
	2VW-1	2VW-2				VW+2	VW+1	VW				
	3VW-1	3VW-3				2VW+2	2VW+1	2VW				
Height of Image (H)												
7	(H)VW-1	(H)VW-2				(H-1)VW+2	(H-1)VW+1	(H-1)VW				

Figure 21.30 Frame Buffer for 8BPP without Alpha Image

Figure 21.31 shows an example of a 5x2 image pattern of 8BPP (black, white, 25% white, and 75% white) pixels:



Assuming 25% white pixel value is 01000000b, and 75% white pixel value is 11000000b, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)	
0	00000000	00	0
1	11111111	FF	1
2	11000000	C0	2
3	11111111	FF	3
4	00000000	00	4
5	11111111	FF	5
6	00000000	00	6
7	11111111	FF	7
8	01000000	40	8
9	11111111	FF	9

Figure 21.31 8BPP without Alpha Image Data Example

There is 1 pixel per byte and each line occupies 5 bytes.

21.5.1.10 8BPP with 8-bit Alpha Channel (MDCDISPCTL2.GSALPHA=1)

One 8BPP with 8-bit alpha pixel occupies two bytes in memory. The format of each 2-byte pixel is as follows:

, , ,									
15	14	13	12	11	10	9	8		
A0									
7	6	5	4	3	2	1	0		
	PO								

The memory organization of the frame buffer has the top, leftmost pixel (first byte) at the base address of the frame buffer. The address increases from left to right of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

	4		Virtu	al Width (stri	de) of Image (VW)		>	
Ì	0	2	4				1*2VW-2	1*2VW-1	A
ľ	1*2VW	1*2VW+1	1*2VW+2				2*2VW-2	2*2VW-1	
ľ	2*2VW	2*2VW+1	2*2VW+2				3*2VW-3	3*2VW-1	
ľ									Height of Image (H
									freight of hunge (if
ľ	(H-1)2VW	(H-1)2VW+1	(H-1)2VW+2				(H)2VW-2	(H)2VW-1	↓ ↓

Figure 21.32 Frame Buffer for 8BPP with 8-bit Alpha Image

Figure 21.33 shows an example of a 5x2 image pattern of 8BPP (black, white, 25% white, and 75% white) pixels:



Assuming alpha value is 100% (1111111b), 25% white pixel value is 01000000b, and 75% white pixel value is 11000000b, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)	
0	00000000	00	0
1	11111111	FF	0
2	11111111	FF	1
3	11111111	FF	1
4	11000000	C0	2
5	11111111	FF	2
6	11111111	FF	2
7	11111111	FF	5
8	00000000	00	4
9	11111111	FF	4
10	11111111	FF	F
11	11111111	FF	5
12	00000000	00	ć
13	11111111	FF	0
14	11111111	FF	7
15	11111111	FF	/
16	01000000	40	Q
17	11111111	FF	0
18	11111111	FF	0
19	11111111	FF	9

Figure 21.33 8BPP with 8-bit Alpha Image Data Example

There is 1 pixel per 2 bytes and each line occupies 10 bytes.

21.5.2 Bitmap Formats

For the Copy Engine, which copies pixels from a source image location to a destination image location, the MDCGFXCTRL.BITMAPEN bit specifies if the source image for copying is a regular image (=0) or bitmap (=1). When bitmap is enabled (MDCGFXCTRL.BITMAPEN=1), and the MDCGFXCTRL.BITMAPFMT bit specifies 1-bit or 2-bit per pixel bitmap format.

21.5.2.1 1-Bit Bitmap

For 1-bit bitmap format, each bit specifies whether or not the pixel is copied to the destination image. If the bit is 0, no pixel is copied. If the bit is 1, the pixel is copied. The pixel color and alpha blending for the copied pixel are specified by the MDCGFXCOLOR register, the MDCGFXCTL.ALPHAOVR bit, and the MDCGFXCTL.ALPHAVAL[1:0] bits as shown in the following table:

Image Data Format	MDCGFXCTL. ALPHAOVR	Pixel Color	Alpha Value
	0		MDCGFXCOLOR[7:6]
6-Bit Color (2-bit Alpha)	1	MDCGFXCOLOR[5:0]	MDCGFXCTL.ALPHAVAL[1:0]
3-Bit Color (1-bit Alpha)	-	MDCGFXCOLOR[2:0]	(100%)
1BPP EPD/Grayscale, GSALPHA=0	-	MDGGEVGOLODIO	(100%)
1BPP EPD/Grayscale, GSALPHA=1	-	MDCGFXCOLOR[0]	(100%)
2BPP EPD/Grayscale, GSALPHA=0	-	MDCGFXCOLOR[1:0]	(100%)
2BPP EPD/Grayscale, GSALPHA=1	0		MDCGFXCOLOR[3:2]
2BPP EPD/Grayscale, GSALPHA=1	1	MDCGFACOLOR[1:0]	MDCGFXCTL.ALPHAVAL[1:0]
4BPP EPD/Grayscale, GSALPHA=0	-	MDCGFXCOLOR[3:0]	(100%)
4BPP EPD/Grayscale, GSALPHA=1	0	MDCGFXCOLOR[3:0]	MDCGFXCOLOR[7:4]
4BPP EPD/Grayscale, GSALPHA=1	1	MDCGFXCOLOR[3:0]	{MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0]}
8BPP EPD/Grayscale, GSALPHA=0	-		(100%)
8BPP EPD/Grayscale, GSALPHA=1	-	MDCGFXCOLOR[7:0]	{MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0]}

Table 21.13 1-Bit Bitmap Pixel Color and Alpha Blending

For the 1-bit bitmap, eight 1-bit pixels are packed into a byte in memory. The format of each byte is as follows:

Table 21.14 1-Bit Bitmap Byte Format

7	6	5	4	3	2	1	0	
P7	P6	P5	P4	P3	P2	P1	PO	

Px = 0 means the pixel is not written to the destination and Px = 1 means the pixel is written. P0 is the leftmost pixel on the display and P7 is the rightmost pixel. The memory organization of the bitmap image has the top, eight leftmost pixel data (first byte) at the base address of the bitmap image. The address increases from left to right groups of eight pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

Ţ	Virtual Width (stride) of Image (VW)										
Ī	0	1	2				VW/8-2	VW/8-1	1 🔺		
	VW/8	VW/8+1	VW/8+2				2VW/8-2	2VW/8-1	1		
	2VW/8	2VW/8+1	2VW/8+2				3VW/8-3	3VW/8-1	1		
ſ									Т		
									1		
	(H-1)VW/8	(H-1)VW/8+1	(H-1)VW/8+2				(H)VW/8-2	(H)VW/8-1] 🕈		

Height of Image (H)

Figure 21.34 Frame Buffer for 1-bit Bitmap Image

Figure 21.35 shows an example of a 10×11 1-bit bitmap image for character '8'.

0			3	4	5	6			
10	11	12	13	14	15	16	17	18	19
20	31	22	23	24	25	26	27	28	29
30	31	32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47	48	49
50	51	52	53	54	55	56	57	58	59
60	61	62	63	64	65	66	67	68	69
70	71	72	73	74	75	76	77	78	79
80	81	82	83	84	85	86	87	88	89
90	91	92	93	94	95	96	97	98	99
100	101	102	103	104	105	106	107	108	109

The shaded pixels have bit value 0 (transparent, pixel not copied to destination) and the white pixels have bit value 1 (pixel is copied to destination). In this example, the bytes in memory would be as follows:

Address	Value (binary)	Value (hex)								
0	0b01111000	0x78	7	6	5	4	3	2		0
1	0b00000000	0x00	\times	\times	\succ	\succ	\times	\times		
2	0b11001100	0xCC	17	16	15	14	13	12	11	10
3	0b00000000	0x00	\times	\times	\times	\times	\times	\times	19	18
4	0b10000100	0x84	27	26	25	24	23	22	21	20
5	0b00000000	0x00	\times	\times	\times	\times	\times	\times	29	28
6	0b10000100	0x84	37	36	35	34	33	32	31	30
7	0b000000 00	0x00	\times	$\left. \right\rangle$	\ge	\ge	\times	\times	39	38
8	0b11111100	0xFC	47	46	45	44	43	42	41	40
9	0b000000 00	0x00	\times	\ge	\geq	\ge	\times	\times	49	48
10	0b01111000	0x78	57	56	55	54	53	52	51	50
11	0b00000000	0x00	\times	>	\ge	\ge	imes	\times	59	58
12	0b11111100	0xFC	67	66	65	64	63	62	61	60
13	0b000000 00	0x00	\times	\ge	\geq	\geq	\times	\times	69	68
14	0b10000100	0x84	77	76	75	74	73	72	71	70
15	0b00000000	0x00	\times	\times	\times	\times	\times	\times	79	78
16	0b10000100	0x84	87	86	85	84	83	82	81	80
17	0b00000000	0x00	\times	\ge	\ge	\ge	\times	\times	89	88
18	0b11001100	0xCC	97	96	95	94	93	92	91	90
19	0b000000 00	0x00	\ge	\succ	\succ	\succ	\succ	\succ	99	98
20	0b01111000	0x78	107	106	105	104	103	102	101	100
21	0b00000000	0x00	\ge	\succ	\succ	\succ	\succ	\succ	109	108

Figure 21.35 1-bit Bitmap Image Data Example

There are 8 pixels per byte and each line occupies 2 bytes (roundup(10/8)). The upper 6 bits of the second byte of a line are not used.

21.5.2.2 2-Bit Bitmap

For 2-bit bitmap format, if the 2-bit bitmap pixel value is 00b, the pixel is not copied to the destination image. If 2-bit bitmap pixel value is not 00b, the pixel color and alpha blending for the copied pixel are specified by the MDCGFXCOLOR register, the MDCGFXCTL.ALPHAOVR bit, and the MDCGFXCTL.ALPHAVAL[1:0] bits as shown in the following table:

Image Data Format	MDCGFXCTL. ALPHAOVR	Pixel Color	Alpha Value
	0		2-bit bitmap pixel value
6-Bit Color (2-bit Alpha)	1	MDCGFXCOLOR[5:0]	MDCGFXCTL.ALPHAVAL[1:0]
3-Bit Color (1-bit Alpha)	-	MDCGFXCOLOR[2:0]	(100%)
1BPP EPD/Grayscale, GSALPHA=0	-		(100%)
1BPP EPD/Grayscale, GSALPHA=1	-	MDCGFXCOLOR[0]	(100%)
2BPP EPD/Grayscale, GSALPHA=0	-	MDCGFXCOLOR[1:0]	(100%)
2BPP EPD/Grayscale, GSALPHA=1	0		2-bit bitmap pixel value
2BPP EPD/Grayscale, GSALPHA=1	1	MDCGFACOLOR[1:0]	MDCGFXCTL.ALPHAVAL[1:0]
4BPP EPD/Grayscale, GSALPHA=0	-	MDCGFXCOLOR[3:0]	(100%)
4BPP EPD/Grayscale, GSALPHA=1	0	MDCGFXCOLOR[3:0]	{2-bit bitmap pixel value, 2-bit bitmap pixel value}
4BPP EPD/Grayscale, GSALPHA=1	1	MDCGFXCOLOR[3:0]	{MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0]}
8BPP EPD/Grayscale, GSALPHA=0	-		(100%)
8BPP EPD/Grayscale, GSALPHA=1	0	MDCGFXCOLOR[7:0]	{2-bit bitmap pixel value, 2-bit bitmap pixel value, 2-bit bitmap pixel value, 2-bit bitmap pixel value}
8BPP EPD/Grayscale, GSALPHA=1	1		{MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0], MDCGFXCTL.ALPHAVAL[1:0]}

Table 21.15	2-Bit Bitmap	Pixel Color	and Alpha	Blendina

For the 2-bit bitmap format, four 2-bit pixels are packed into a byte in memory. The format of each byte is as follows:

7	6	5	4	3	2	1	0			
P3[1]	P3[0]	P2[1]	P2[0]	P1[1]	P1[0]	P0[1]	P0[0]			

Table 21.16 2-Bit Bitmap Byte Format

Each Px[1:0] value specifies the 2-bit bitmap value for the pixel. P0[1:0] is the leftmost pixel of the bitmap image and P3[1:0] is the rightmost pixel. The memory organization of the bitmap image has the top, four leftmost pixel data (first byte) at the base address of the bitmap image. The address increases from left to right groups of four pixels of each line of the image and continues increasing onto the subsequent lines until the bottom right of the image, as shown below:

Base Address of Image in Memory

			/W)	e) of Image (V	Width (strid	Virtual		
	VW/4-1	VW/4-2				2	1	0
	2VW/4-1	2VW/4-2				VW/4+2	VW/4+1	VW/4
	3VW/4-1	3VW/4-3				2VW/4+2	2VW/4+1	2VW/4
Height of Ima								
,	(H)VW/4-1	(H)VW/4-2				(H-1)VW/4+2	(H-1)VW/4+1	(H-1)VW/4

ge (H)

Figure 21.36 Frame Buffer for 1-bit Bitmap Image

Figure 21.37 shows an example of a 10×11 2-bit bitmap image for character '8' for 2BPP grayscale with GSALPHA=1 (alpha enabled). The MDCGFXCOLOR value is 3 (white).

0	1	2	3	4	5	6	7	8	9
10	11	12	13	14	15	16	17	18	19
20	31	22	23	24	25	26	27	28	29
30	31	32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47	48	49
50	51	52	53	54	55	56	57	58	59
60	61	62	63	64	65	66	67	68	69
70	71	72	73	74	75	76	77	78	79
80	81	82	83	84	85	86	87	88	89
90	91	92	93	94	95	96	97	98	99
100	101	102	103	104	105	106	107	108	109

The white pixels have an alpha value of 0b11, the light gray pixels have an alpha value of 0b10, the dark gray pixels have an alpha value of 0b01, and the black pixels have an alpha value of 0b00 (transparent). In this example, the bytes in memory would be as follows:

Seiko Epson Corporation

Address	Value	Value]			
	(binary)	(hex)				
0	0b11000000	C0	3	2	1	0
1	0b00111111	3F	7	6	5	4
2	0b00000000	00	>	>		
3	0b10110000	B0	13	12	11	10
4	0b11100000	E0	17	16	15	14
5	0b00000000	00	>>	>	19	18
6	0b00110000	30	23	22	21	20
7	0b11000000	C0	27	26	25	24
8	0b00000000	00	\searrow	\land	29	28
9	0b00110000	30	33	32	31	30
10	0b11000000	C0	37	36	35	34
11	0b00000000	00	\geq	\land	39	38
12	0b10110000	B0	43	42	41	40
13	0b11100101	E5	47	46	45	44
14	0b00000000	00	>	\land	49	48
15	0b11000000	C0	53	52	51	50
16	0b00111111	3F	57	56	55	54
17	0b00000000	00	\geq	\ge	59	58
18	0b10110000	B0	63	62	61	60
19	0b11100101	E5	67	66	65	64
20	0b00000000	00	>	\geq	69	68
21	0b00110000	30	73	72	71	70
22	0b11000000	C0	77	76	75	74
23	0b00000000	00	$>\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!\!$	\geq	79	78
24	0b00110000	30	83	82	81	80
25	0b11000000	C0	87	86	85	84
26	0b00000000	00	$>\!\!\!>$	\geq	89	88
27	0b10110000	B0	93	92	91	90
28	0b11100000	E0	97	96	95	94
29	0b00000000	00	\geq	\searrow	99	98
30	0b11000000	C0	103	102	101	100
31	0b00111111	3F	107	106	105	104
32	0b00000000	00	\geq	\geq	109	108

Figure 21.37 2-bit Bitmap Image Data Example

21.6 Operations

21.6.1 Initialization

The MDC should be initialized with the procedure shown below.

- 1. Configure the VMD power supply. (Refer to "Voltage Booster" section.)
- 2. For other initial settings, refer to the descriptions for each MDC function.

21.6.2 Display Updater

The display updater handles the transfer of pixel data from the frame buffer to the display panel. The display updater supports four main types of interfaces: 6-bit color panel, SPI panel, Grayscale panels (3 types of interfaces), EPD panels (2 types of interfaces). For 6-bit color, SPI, and EPD panels, the image can be rotated in 0, 90, 180, or 270 degree during data transfer. For example, a 160×120 -pixel image can be transferred to the 120×160 -pixel display panel by rotating in 90 or 270 degree.

The following table shows the control register bits and panel interface types selected:

Panel Type	MDCDISPCTL. DISPEPD	MDCDISPCTL. DISPGS	MDCDISPCTL. DISPSPI	MDCDISPCTL. SPITYPE	MDCDISPCTL. GSIF[1:0]
6-Bit Color	0	0	0	-	-
1-Bit B&W SPI	0	0	1	0	-
3-Bit Color SPI	0	0	1	1	-
Grayscale 8-bit Parallel	0	1	-	-	0xb
Grayscale 3-Wire Serial	0	1	-	-	10b
Grayscale 4-Wire Serial	0	1	-	-	11b
EPD 3-Wire Serial	1	-	-	-	01b
EPD 4-Wire Serial	1	-	-	-	10b

Table 21.17 Panel Interface Types Selection

The following table shows the panel interface pins and their function for the different panel interfaces:

				Panel Interface			
Pin Name	6-Bit Color	SPI	Grayscale 8-Bit Parallel	Grayscale 3-Wire Serial	Grayscale 4-Wire serial	EPD 3-Wire Serial	EPD 4-Wire Serial
XRST	XRST	-	A0	-	AO	-	-
VST	VST	SCLK	XRD	SCL	SCL	SCL	SCL
HST	HST	SCS	XCS	XCS	XCS	CSB	CSB
ENB	ENB	SI	XWR	SD	SD	SDA	SDA
VCK	VCK	-	D0	-	-	-	DC
нск	НСК	-	D1	-	-	-	-
RED0	RED0	-	D2	-	-	-	-
RED1	RED1	-	D3	-	-	-	-
GRN0	GRN0	-	D4	-	-	-	-
GRN1	GRN1	-	D5	-	-	-	-
BLU0	BLU0	-	D6	-	-	-	-
BLU1	BLU1	-	D7	-	-	-	-
VCOM	VCOM	EXTCOMIN	-	-	-	-	-
XFRP	XFRP	-	-	-	-	-	-

Table 21.18 Panel Interface Pin Functions

21.6.2.1 6-bit Color Updater

Section 9.3.1 shows the timing diagram and parameters for the 6-bit color panel interface. As shown in Section 9.3.1, the 6-bit color updater provides flexibility in programming the panel interface timing by setting the MDCDISP*.TIM* and MDCDISPCTL2 registers.

The 6-bit color updater also supports partial updates of the panel by specifying the start and end line numbers (MDCDISPSTARTY and MDCDISPENDY registers) to update (first line is line 0). During a frame update, the lines that are updated (between the specified start and end line numbers inclusive) will only have VCK toggling with normal timing, while ENB, HCK, HST, RED[1:0], GRN[1:0], and BLU[1:0] all stay at LOW level. Fast VCK mode is supported through the MDCDISPCTL2.FASTVCK bit. If the FASTVCK bit is 0, the VCK HIGH/LOW pulse width is normal horizontal line timing and is the same for updated and none-updated lines. However, if the FASTVCK bit is 1, the VCK HIGH/LOW pulses can be shorted and the pulse with is specified by the MDCDISPPRM1413.TIM13[7:0] register.

6-bit color panel updater initialization procedure

To set up the 6-bit color panel, the following register initialization sequence is needed:

- 1. Set the MDCDISPVCOMDIV.DISPVCOMDIV[15:0] bits.
- 2. Configure the following MDCDISPCTL register bits:
 - Set MDCDISPCTL.DISPEPD bit to 0.
 - Set MDCDISPCTL.DISPGS bit to 0.
 - Set MDCDISPCTL.DISPSPI bit to 0.
 - Set MDCDISPCTL.ROTSEL[1:0] bits value.
 - Set the MDCDISPCTL.VCOMEN bit to 1.
 - Set MDCDISPCTL.DISPINVERT bit value.
- 3. Configure the following MDCDISPCTL2 register bits:
 - Set MDCDISPCTL2.FASTVCK bit to 0.
 - Set MDCDISPCTL2.ENBPHASE bit value.
 - Set MDCDISPCTL2.HSTFALL bit value.
 - Set MDCDISPCTL2.VSTFALL bit value.
- Configure the following MDCDISPCLKDIV register bits:
 MDCDISPCLKDIV.CLKDIV[7:0] bits
 MDCDISPCLKDIV.TIM0[7:0] bits
- 5. Configure the following MDCDISPPRM21 register bits:
 MDCDISPPRM21.TIM1[7:0] bits
 MDCDISPPRM21.TIM2[7:0] bits
- Configure the following MDCDISPPRM43 register bits:
 MDCDISPPRM43.TIM3[7:0] bits
- MDCDISPPRM43.TIM4[7:0] bits
 Configure the following MDCDISPPRM65 register bits:
 MDCDISPPRM65.TIM5[7:0] bits
 - MDCDISPPRM65.TIM6[7:0] bits
- Configure the following MDCDISPPRM87 register bits:
 MDCDISPPRM87.TIM7[7:0] bits
 - MDCDISPPRM87.TIM8[7:0] bits
- 9. Configure the following MDCDISPPRM109 register bits:
 MDCDISPPRM109.TIM9[7:0] bits
 MDCDISPPRM109.TIM10[7:0] bits

(Set VCOM period)

(Deselect EPD panel interface) (Deselect grayscale panel interface) (Select 6-bit color panel interface) (Select swivel orientation) (Turn VCOM/XFRP output on) (Enable/disable pixel inversion)

(Set normal VCK for partial update) (Select ENB phase for panel) (Select HST fall position/timing) (Select VST fall position/timing)

(Set panel timing unit (T)) (Set VCK rise to HST rise time and VCK fall to VST fall time)

(Set VST rise to VCK rise time) (Set HST rise to HCK rise time)

(Set Data to HCK rise/fall time) (Set VCK rise/fall to ENB rise time)

(Set ENB high time) (Set XRST rise delay time, XRST rise to VST rise time, and data transfer end to XRST fall time)

(Set HCK rise/fall to Data and HCK rise/fall to HST fall time) (Set end of line to next VCK rise/fall time)

(Set HCK count for start of pixel data) (Set number of extra HCK counts after end of line pixel data)

- 10. Configure the following MDCDISPPRM1211 register bits:
 MDCDISPPRM1211.TIM11[7:0] bits
 MDCDISPPRM1211.TIM12[7:0] bits
- 11. Configure the following MDCDISPPRM1413 register bits:MDCDISPPRM1413.TIM13[7:0] bits
- 12. Set the MDCDISPWIDTH.DISPWIDTH[9:0] bits.
- 13. Set the MDCDISPHEIGHT.DISPHEIGHT[9:0] bits.
- 14. Set the MDCDISPFRMBUFF0.FRMBUFFADDR[15:0] and MDCDISPFRMBUFF1.FRMBUFFADDR[31:16] bits.
- 15. Set the MDCDISPSTRIDE.DISPSTRIDE[9:0] bits. (Set frame buffer str. The frame buffer image can be wider than the display width to allow for panning.
- 16. Set the MDCDISPSTARTY.STARTY[9:0] bits.
- 17. Set the MDCDISPENDY.ENDY[9:0] bits.

Triggering a display update

To update the display, follow the procedure shown below.

- Write 1 to the MDCBSTPWR.VMDBUP bit. (Increated 2)
 For a partial update, set the following:

 Set MDCDISPSTARTY and MDCDISPENDY registers
 Set MDCDISPCTL2.FASTVCK bit
 Set the following bits when using the interrupt:
- Write 1 to the MDCINTCTL.UPDIF bit. - Set the MDCINTCTL.UPDIE bit to 1.
- 4. Write 1 to the MDCTRIGCTL.UPDTRIG bit.

(Set VCK count for start of pixel data) (Set number of extra VCK counts after last line of pixel data)

(Set VCK high/low width for fast VCK partial update) (Set display width) (Set display height)

(Set frame buffer base address) (Set frame buffer stride) allow for panning.

(Set display update starting line number) (Set display update ending line number)

(Increase response speed)

(Start and end lines) (Select normal or fast VCK)

(Clear interrupt flag) (Enable MDC interrupt) (Start display update)

When the update is finished, the MDCTRIGCTL.UPDTRIG bit is automatically cleared to 0 and the MDCINTCTL.UPDIF bit is set to 1. After that, set the MDCBSTPWR.VMDBUP bit to 0, and the MDCBSTPWR.REGECO bit to 1.

21.6.2.2 SPI Updater

Section 9.3.2 shows the timing diagram and parameters for the SPI panel interface. As shown in Section 9.3.2, the SPI updater provides flexibility in programming the panel interface timing by setting the MDCDISP*.TIM* and MDCDISPCTL2 registers.

SPI panels have two input signals for controlling the COM signal: EXTMODE and EXTCOM. If EXTMODE=1, a COM signal needs to be connected to the EXTCOM input of the panel. The VCOM output of the S1D13C00 can be connected to EXTCOM. If EXTMODE=0, the MDC has to periodically send a dummy command to toggle the internal COM bit of the panel when the there are no updates to the display. In this case, there is a control register bit, MDCDISPCTL.AUTOCOM, which can be used to automatically send the dummy commands to periodically toggle the COM bit (MODE[1] bit of the command sent to the panel) on every rising edge of the VCOM output.

To set up the SPI panel, the following register initialization sequence is needed:

1.	Set the MDCDISPVCOMDIV.DISPVCOMDIV[15:0] bits.	(Set VCOM period)
2.	Configure the following MDCDISPCTL register bits:	
	- Set MDCDISPCTL.DISPEPD bit to 0.	(Deselect EPD panel interface)
	- Set MDCDISPCTL.DISPGS bit to 0.	(Deselect grayscale panel interface)
	- Set the MDCDISPCTL.DISPSPI bit to 1.	(Select SPI panel interface)
	- Set MDCDISPCTL.SPITYPE bit value.	(Select SPI panel type:
		1-bit black-and-white or 3-bit color)
	- Set MDCDISPCTL.ROTSEL[1:0] bits value.	(Select swivel orientation)
	- Set the MDCDISPCTL.VCOMEN bit to 1.	(Turn COM output on)
	- Set MDCDISPCTL.DISPINVERT bit value.	(Enable/disable pixel inversion)
	- Set MDCDISPCTL.ADDRLSB bit value.	(Select address bits order
		(LSB/MSB first))
	- Set MDCDISPCTL.AUTOMCOM bit to inverse of EXTMO	DE input of SPI panel.
	If 3-bit color is selected, configure the following bit as well:	
	- Set MDCDISPCTL.RGBORD bit value.	(Select color bits order (R/B first))
3.	Set the MDCDISPCTL2.CSPOL bit to 0.	(Configure active-high chip-select)
4.	Configure the following MDCDISPCLKDIV register bits:	
	- MDCDISPCLKDIV.CLKDIV[7:0] bits	(Set SCLK frequency)
	- MDCDISPCLKDIV.TIM0[7:0] bits	(Set SCS rise to SCLK rise time)
5.	Configure the following MDCDISPPRM21 register bits:	
	- MDCDISPPRM21.TIM1[7:0] bits	(Set SCLK fall to SCS fall time)
	- MDCDISPPRM21.TIM2[7:0] bits	(Set data transfer period
		(number of SCLK cycles))
6.	Configure the following MDCDISPPRM43 register bits:	
	- MDCDISPPRM43.TIM3[7:0] bits	(Set Mode bits value)
	- MDCDISPPRM43.TIM4[2:0] bits	(Set number of Mode bits to send)
7.	Configure the following MDCDISPPRM65 register bits:	
	- MDCDISPPRM65.TIM5[3:0] bits	(Set number of Address bits to send)
	- MDCDISPPRM65.TIM6[7:0] bits	(Set SCS fall to next SCS rise time)
8.	Set the MDCDISPWIDTH.DISPWIDTH[9:0] bits.	(Set display width)
9.	Set the MDCDISPHEIGHT.DISPHEIGHT[9:0] bits.	(Set display height)
10.	Set the MDCDISPFRMBUFF0.FRMBUFFADDR[15:0]	
	and MDCDISPFRMBUFF1.FRMBUFFADDR[31:16] bits.	(Set frame buffer base address)
11.	Set the MDCDISPSTRIDE.DISPSTRIDE[9:0] bits.	(Set frame buffer stride)
	The frame buffer image can be wider than the display width to	allow for panning.
12.	Set the MDCDISPSTARTY.STARTY[9:0] bits.	(Set display update starting line number)
13.	Set the MDCDISPENDY.ENDY[9:0] bits.	(Set display update ending line number)

Note: SCLK high width will be one t_{SYSCLK} longer than SCLK low width when the MDCDISPCLKDIV.CLKDIV[7:0] register is an even value.

Triggering a display update

To update the display, follow the procedure shown below.

- 1. Write 1 to the MDCBSTPWR.VMDBUP bit.
- 2. Set the following bits when using the interrupt:Write 1 to the MDCINTCTL.UPDIF bit.Set the MDCINTCTL.UPDIE bit to 1.
- 3. Write 1 to the MDCTRIGCTL.UPDTRIG bit.

(Increase response speed)

(Clear interrupt flag) (Enable MDC interrupt) (Start display update)

When the update is finished, the MDCTRIGCTL.UPDTRIG bit is automatically cleared to 0 and the MDCINTCTL.UPDIF bit is set to 1. After that, set the MDCBSTPWR.VMDBUP bit to 0, and the MDCBSTPWR.REGECO bit to 1.

21.6.2.3 Grayscale Panel Updater

Section 9.3.3 shows the timing diagram and parameters for the grayscale panel interfaces. As shown in Section 9.3.3, the grayscale updater provides flexibility in programming the panel interface timing by setting the MDCDISP*.TIM* and MDCDISPCTL2 registers.

There are 3 types of grayscale panel interfaces: 8-bit Parallel, 3-wire Serial, and 4-wire Serial. All three interfaces have the same byte sequence for writing to registers and display memory of the panel. A command byte is indicated by A0 = 0 and a parameter byte is indicated by A0 = 1. A command sequence starts with A0 = 0 and a command byte followed by parameter bytes with A0 = 1. The number of parameter bytes depends on the command.

Figure 21.38 and Figure 21.39 show the byte sequence and the timing diagrams of the grayscale panel interface types, respectively.



Figure 21.39 Grayscale Panel Timing Diagrams

Grayscale panel updater initialization procedure

To set up the grayscale panel, the following register initialization sequence is needed:

1.	Configure the following MDCDISPCTL register bits:	
	- Set MDCDISPCTL.DISPEPD bit to 0.	(Deselect EPD panel interface)
	- Set MDCDISPCTL.DISPGS bit to 1.	(Select grayscale panel interface)
	- Set MDCDISPCTL.GSIF[1:0] bits value.	(Select grayscale panel interface type:
		8-bit Parallel, 3-wire Serial, or
		4-wire Serial)
	- Set the MDCDISPCTL.VCOMEN bit to 0.	(VCOM output is not used)
	- Set MDCDISPCTL.DISPINVERT bit value.	(Enable/disable pixel inversion)
2.	Configure the following MDCDISPCLKDIV register bits:	
	- MDCDISPCLKDIV.CLKDIV[7:0] bits	(Set panel timing unit T)
		T = [S x (CLKDIV[7:0] + 1)]
		where S is the system clock period
3.	Configure MDCTRIGCTRL.GSBPP[1:0] grayscale format	(Select 1, 2, 4, or 8 BPP)
4.	Configure the following MDCDISPCTL2 register bits:	
	- Set MDCDISPCTL2.CSPOL bit to 0.	(Configure active-low chip-select)
	- MDCDISPCTL2.GSALPHA bit	(Disable/enable alpha channel for
		the selected BPP format)
5.	Set the MDCDISPWIDTH.DISPWIDTH[9:0] bits.	(Set display width)
6.	Set the MDCDISPHEIGHT.DISPHEIGHT[9:0] bits.	(Set display height)
7.	Set the MDCDISPFRMBUFF0.FRMBUFFADDR[15:0]	
	and MDCDISPFRMBUFF1.FRMBUFFADDR[31:16] bits.	(Set frame buffer base address)
8.	Set the MDCDISPSTRIDE.DISPSTRIDE[9:0] bits.	(Set frame buffer stride)
	The frame buffer image can be wider than the display width to	allow for panning.

- 9. Set the MDCDISPSTARTY.STARTY[9:0] bits.
- 10. Set the MDCDISPENDY.ENDY[9:0] bits.

(Set display update starting line number) (Set display update ending line number)

Sending a command

To send a command to the grayscale panel, follow the procedure shown below.

- 1. Set the command and parameters to be sent to the panel to the following registers/bits: - MDCDISPCLKDIV.TIM0[7:0] (Command byte)
 - MDCDISPCLKDIV.TIM0[7:0] - MDCDISPPRM21.TIM1[7:0]
 - MDCDISPPRM21.TIM2[7:0]
 - -
 - MDCDISPPRMxx.TIMn[7:0]
- 2. Set the MDCDISPCTL.UPDFUNC bit to 1.
- 3. Set the following bits when using the interrupt:
 - Write 1 to the MDCINTCTL.UPDIF bit.
 - Set the MDCINTCTL.UPDIE bit to 1.
- 4. Configure the following MDCTRIGCTL register bits:
 - Set the MDCTRIGCTL.NPARAM[3:0] bits
 - Set MDCTRIGCTL.UPDTRIG bit to 1

(Parameter n byte) (Select command write function)

(Clear interrupt flag) (Enable MDC interrupt)

(Parameter 1 byte)

(Parameter 2 byte)

(Set number of parameter bytes to send) (Start command write sequence)

When the command write is finished, the MDCTRIGCTL.UPDTRIG bit is automatically cleared to 0 and the MDCINTCTL.UPDIF bit is set to 1.

Triggering a display update

For the display update function (MDCDISPCTL.UPDFUNC=0), when triggered, the display updater will send a command byte (MDCDISPCLKDIV.TIM0[7:0] register, typically a "write RAM" command), followed by a dummy parameter byte (MDCDISPPRM21.TIM1[7:0]), and then pixel data.

To update the display, follow the procedure shown below.

- 1. Set the "write RAM" command and dummy parameter bytes to be sent to the panel to the following registers/bits:
 - MDCDISPCLKDIV.TIM0[7:0] bits
 - MDCDISPPRM21.TIM1[7:0] bits
- 2. Set the MDCDISPCTL.UPDFUNC bit to 0.
- 3. Set the following bits when using the interrupt:
 Write 1 to the MDCINTCTL.UPDIF bit.
 Set the MDCINTCTL.UPDIE bit to 1.
- 4. Write 1 to the MDCTRIGCTL.UPDTRIG bit.

(Set "write RAM" command byte) (Set dummy parameter byte) (Select display update function)

(Clear interrupt flag) (Enable MDC interrupt) (Start display update)

When the update is finished, the MDCTRIGCTL.UPDTRIG bit is automatically cleared to 0 and the MDCINTCTL.UPDIF bit is set to 1.

The sequence of pixel data sent to the panel depends on the bits-per-pixel (BPP) setting and width (in pixels) of the panel. The following tables show the pixel data sequence sent for each BPP setting for a panel width of W pixels and panel height of H pixels: (P[0,0] is top left pixel, P[(W-1), (H-1)] is bottom right pixel)

Byte	7	6	E	4	2	2	4	0
Sequence	1	U	5	4	3	2	I	U
1				Command	i Byte[/:0]			
2			Dı	ummy Paran	neter Byte [7	:0]		
3	P[0,7]	P[0.6]	P[0,5]	P[0,4]	P[0,3]	P[0,2]	P[0,1]	P[0,0]
4	P[1,7]	P[1,6]	P[1,5]	P[1,4]	P[1,3]	P[1,2]	P[1,1]	P[1,0]
9	P[(W-2),7]	P[(W-2),6]	P[(W-2),5]	P[(W-2),4]	P[(W-2),3]	P[(W-2),2]	P[(W-2),1]	P[(W-2),0]
W + 2	P[(W-1),7]	P[(W-1),6]	P[(W-1),5]	P[(W-1),4]	P[(W-1),3]	P[(W-1),2]	P[(W-1),1]	P[(W-1),0]
W + 3	P[0,15]	P[0,14]	P[0,13]	P[0,12]	P[0,11]	P[0,10]	P[0,9]	P[0,8]
W + 4	P[1,15]	P[1,14]	P[1,13]	P[1,12]	P[1,11]	P[1,10]	P[1,9]	P[1,8]
(2xW) + 2	P[(W-1),15]	P[(W-1),14]	P[(W-1),13]	P[(W-1),12]	P[(W-1),11]	P[(W-1),10]	P[(W-1),9]	P[(W-1),8]
(2xW) + 3	P[0,23]	P[0,22]	P[0,21]	P[0,20]	P[0,19]	P[0,18]	P[0,17]	P[0,16]
(2xW) + 4	P[1,23]	P[1,22]	P[1,21]	P[1,20]	P[1,19]	P[1,18]	P[1,17]	P[1,16]
((H/8)-1)xW + 2	P[(W-1),(H-9)]	P[(W-1),(H-10)]	P[(W-1),(H-11)]	P[(W-1),(H-12)]	P[(W-1),(H-13)]	P[(W-1),(H-14)]	P[(W-1),(H-15)]	P[(W-1),(H-16)]
((H/8)-1)xW + 3	P[0,(H-1)]	P[0,(H-2)]	P[0,(H-3)]	P[0,(H-4)]	P[0,(H-5)]	P[0,(H-6)]	P[0,(H-7)]	P[0,(H-8)]
(H/8)xW + 2	P[(W-1),(H-1)]	P[(W-1),(H-2)]	P[(W-1),(H-3)]	P[(W-1),(H-4)]	P[(W-1),(H-5)]	P[(W-1),(H-6)]	P[(W-1),(H-7)]	P[(W-1),(H-8)]

Table 21.19 1BPP Pixel Data Sequence

Byte Sequence	7	6	5	4	3	2	1	0	
1		I		Command	l Byte[7:0]	L		I	
2	Dummy Parameter Byte [7:0]								
3	P[0.3]	P[0),2]	P[(),1]	P[0	0,0]	
4	P[1,3]	P[1,2]	P [1	1,1]	P[1,0]	
9	P[(W	7-2),3]	P[(W	[-2),2]	P[(W	-2),1]	P[(W	7-2),0]	
W + 2	P[(W	7-1),3]	P[(W	P[(W-1),2] P[(W-		1),1] P[(W-1),0]		7-1),0]	
W + 3	P[0,7]		P[0,6]		P[0),5]	P[0,4]		
W + 4	P[1,7]	P[1,6]		P[1,5]		P[P[1,4]	
(2xW) + 2	P[(W	7-1),7]	P[(W-1),6]		P[(W-1),5]		P[(W-1),4]		
(2xW) + 3	P[0),11]	P[0	P[0,10]		P[0,9]		P[0,8]	
(2xW) + 4	P[1	,11]	P[1	,10]	P[1	1,9]	P[1,8]	
((H/4)-1)xW + 2	P[(W-1),(H-5)]	P[(W-1),(H-6)] P[(W-1),(H-7)]		P[(W-1),(H-8)]			
((H/4)-1)xW + 3	P[0,(H-1)]	P[0,(H-2)]	P[0,(H-3)]	P[0,([H-4)]	
(H/4)xW + 2	P[(W-1),(H-1)]	P[(W-1),(H-2)]	P[(W-1),(H-3)]	P[(W-1),(H-4)]	

Table 21.20 2BPP Pixel Data Sequence

Table 21.21 4BPP Pixel Data Sequence

Byte Sequence	7	6	5	4	3	2	1	0	
1				Command	Byte[7:0]				
2			D	ummy Paran	eter Byte [7	:0]			
3		P[0),1]			P[0,0]		
4		P[]	,1]			P[1,0]		
9		P[(W	-2),1]			P[(W	/-2),0]		
W + 2		P[(W	-1),1]			P[(W	/-1),0]		
W + 3		P[0),3]		P[0,2]				
W + 4		P[]	.,3]		P[1,2]				
(2xW) + 2		P[(W	-1),3]		P[(W-1),2]				
(2xW) + 3		P[0	0,5]		P[0,4]				
(2xW) + 4		P[]	.,5]		P[1,4]				
((H/2)-1)xW + 2	P[(W-1),(H-3)]				P[(W-1),(H-4)]				
((H/2)-1)xW + 3	P[0,(H-1)]				P[0,(H-2)]				
(H/2)xW + 2		P[(W-1),(H-1)]			P[(W-1),(H-2)]		

Byte Sequence	7	6	5	4	3	2	1	0				
1		Command Byte[7:0]										
2		Dummy Parameter Byte [7:0]										
3		P[0,0]										
4				P [1	1,0]							
9				P[(W	-2),0]							
W + 2				P[(W	-1),0]							
W + 3				P[0),1]							
W + 4				P[1	1,1]							
(2xW) + 2				P[(W	-1),1]							
(2xW) + 3				P[(),2]							
(2xW) + 4				P [1	1,2]							
(H-1)xW + 2				P[(W-1),(H-2)]							
(H-1)xW + 3				P[0,(H-1)]							
HxW + 2				P[(W-1),(H-1)]							

Table 21.22 8BPP Pixel Data Sequence

21.6.2.4 EPD Panel Updater

Section 9.3.4 shows the timing diagram and parameters for the EPD panel interfaces. As shown in Section 9.3.4, the EPD updater provides flexibility in programming the panel interface timing by setting the MDCDISP*.TIM* and MDCDISPCTL2 registers.

There are 2 types of EPD panel interfaces: 3-wire Serial and 4-wire Serial. Both interfaces have the same command sequence for writing to and reading from the panel. A write or read command sequence starts with a command byte, indicated by D/C = 0, followed by data bytes, indicated by D/C = 1. For the 4-wire serial interface, there is a dedicated D/C pin. For the 3-wire serial interface, each byte of command or data sent has 9 clocks with the D/C value sent as the first bit followed by the 8-bit command or data.

NOTE: Due to a limitation in the chip, for the 4-wire serial interface, D/C does not go high during the data portion of a read command sequence.

The number of data bytes sent depends on the pixel format (1/2/4/8/BPP, selected by GSBPP=MDCTRIGCTRL.GSBPP[1:0]), display width (W=MDCDISPWIDTH[9:0] register), and display height (H=MDCDISPHEIGHT[9:0] register) as follows:

Number of data bytes = (W x H) / $(2^{(3-GSBPP)})$

The command byte value to send is in the MDCDISPCLKDIV.TIM0[7:0] register and the MSB is sent first. The data bytes to send (write command sequence) or receive (read command sequence) are located in internal memory address location specified by the MDCDISPFRMBUFF[31:0] register. The MDCDISPCTL.UPDFUNC bit determines whether a display update is a write command sequence (MDCDISPCTL.UPDFUNC=1) or a read command sequence (MDCDISPCTL.UPDFUNC=0).

For 3-wire serial interface read command sequence, the MDCDISPCTL.DCRDEN bit determines whether or not the D/C bit is driven to 1 during the data bytes. If MDCDISPCTL.DCRDEN=0, the D/C bit is not driven during the data bytes. If MDCDISPCTL.DCRDEN=1, the first bit of the SDA pin (D/C) is driven to 1 and the SDA pin is tri-stated for the rest of the 8 data bits.

Figure 21.40 and Figure 21.41 show the byte sequence and the timing diagrams of the EPD panel interface types, respectively.



Figure 21.40 Byte Sequence for EPD Panel



Figure 21.41 EPD Timing Diagrams

EPD panel updater initialization procedure

To set up the EPD panel, the following register initialization sequence is needed:

- 1. Configure the following MDCDISPCTL register bits:
 - Set MDCDISPCTL.DISPEPD bit to 1.
 - Set MDCDISPCTL.ROTSEL[1:0] bits value.
 - Set MDCDISPCTL.CSPULSE bit value.
 - Set MDCDISPCTL.DCRDEN bit value.
 - Set MDCDISPCTL.ADDRLSB bit value.
 - Set MDCDISPCTL.RGBORD bit value.
 - Set MDCDISPCTL.GSIF[1:0] bits value.
 - Set the MDCDISPCTL.VCOMEN bit to 0.MDCDISPCTL.DISPINVERT bit
- Configure the following MDCDISPCLKDIV register bits:
 MDCDISPCLKDIV.CLKDIV[7:0] bits

(Select EPD panel interface)
(Select swivel orientation)
(Select CSB pulse HIGH between data bytes)
(Select D/C bit assertion on read)
(Select pixel bit order)
(Select pixel order)
(Select EPD panel interface type: 3-wire Serial or 4-wire Serial)
(VCOM output is not used)
(Enable/disable pixel inversion)

(Set panel timing unit T)

T = [S x (CLKDIV[7:0] + 1)]where S is the system clock period

(Set TWCSB timing value) (Set TSCSB timing value)

(Set THCSB timing value) (Set frame buffer stride)

(Configure active-low chip-select) (Disable/enable alpha channel for the selected BPP format)

- 3. Configure the following MDCDISPPRM21 register bits: - MDCDISPPRM21.TIM1[7:0] bits
 - MDCDISPPRM21.TIM2[7:0] bits
- 4. Configure the following MDCDISPPRM43 register bits: - MDCDISPPRM43.TIM3[7:0] bits
- 5. Set the MDCDISPSTRIDE.DISPSTRIDE[9:0] bits. The frame buffer image can be wider than the display width to allow for panning.
- 6. Configure the following MDCDISPCTL2 register bits: - Set MDCDISPCTL2.CSPOL bit to 0.
 - MDCDISPCTL2.GSALPHA bit

Writing bytes to panel registers

The EPD panel has commands for configuring internal registers. The write command sequence is a command byte followed by one or more parameter bytes. The number of parameter bytes depends on the command.

To trigger a write command sequence, follow the procedure shown below.

1. Write the command byte value to the MDCDISPCLKDIV.TIM0[7:0] register.

2.	Set the MDCDISPCTL.UPDFUNC bit to 1.	(Select write command sequence)
3.	Set MDCDISPCTL.ADDRLSB bit to 1.	(Select MSB sent first. Parameter bytes
		of most panels are MSB first.)
4.	Set the MDCTRIGCTRL.GSBPP[1:0] bits to 11b.	(Select 8BPP, one byte per pixel)
5.	Set the MDCDISPWIDTH.DISPWIDTH[9:0] bits value.	(Set number of parameter bytes to send)
6.	Set the MDCDISPHEIGHT.DISPHEIGHT[9:0] bits to 1.	(Set to 1 so that number of parameter
		bytes is solely determined by width)
7.	Set the MDCDISPFRMBUFF0.FRMBUFFADDR[15:0]	
	and MDCDISPFRMBUFF1.FRMBUFFADDR[31:16] bits	
	to point to memory address where the parameter byte values	
	to send are located.	(Set parameters buffer base address)
8.	Set the following bits when using the interrupt:	· · ·
	- Write 1 to the MDCINTCTL.UPDIF bit.	(Clear interrupt flag)
	- Set the MDCINTCTL.UPDIE bit to 1.	(Enable MDC interrupt)
9.	Write 1 to the MDCTRIGCTL.UPDTRIG bit.	(Start display update)

9. Write 1 to the MDCTRIGCTL.UPDTRIG bit.

When the write command sequence is finished, the MDCTRIGCTL.UPDTRIG bit is automatically cleared to 0 and the MDCINTCTL.UPDIF bit is set to 1.

Reading bytes from panel registers

Some EPD panels have commands to read bytes from their internal registers or memory. The read command sequence is a command byte sent to the panel followed by one or more data bytes received from the panel. The number of data bytes depends on the command.

To trigger a read command sequence, follow the procedure shown below.

- Write the command byte value to the MDCDISPCLKDIV.TIM0[7:0] register. 1.
- 2. Set the MDCDISPCTL.UPDFUNC bit to 0.
- 3. Set MDCDISPCTL.ADDRLSB bit to 1.
- 4. Set the MDCTRIGCTRL.GSBPP[1:0] bits to 11b.
- Set the MDCDISPWIDTH.DISPWIDTH[9:0] bits value. 5.
- 6. Set the MDCDISPHEIGHT.DISPHEIGHT[9:0] bits to 1.

(Select read command sequence) (Select MSB sent first. Data bytes of most panels are MSB first.) (Select 8BPP, one byte per pixel) (Set number of data bytes to receive) (Set to 1 so that number of data bytes is solely determined by width)

- 7. Set the MDCDISPFRMBUFF0.FRMBUFFADDR[15:0] and MDCDISPFRMBUFF1.FRMBUFFADDR[31:16] bits to point to memory address where the received data byte values are to be stored.
- 8. Set the following bits when using the interrupt: - Write 1 to the MDCINTCTL.UPDIF bit.
- Set the MDCINTCTL.UPDIE bit to 1. 9. Write 1 to the MDCTRIGCTL.UPDTRIG bit.

(Set data buffer base address)

(Clear interrupt flag) (Enable MDC interrupt) (Start display update)

When the read command sequence is finished, the MDCTRIGCTL.UPDTRIG bit is automatically cleared to 0 and the MDCINTCTL.UPDIF bit is set to 1. The received bytes can then be read from the data buffer.

Triggering a display update

To update the display and send pixels to the panel from the frame buffer, follow the procedure shown below.

1. Write the "display update" command byte value to the MDCDISPCLKDIV.TIM0[7:0] register.

2.	Set the MDCDISPCTL.UPDFUNC bit to 1.	(Select write command sequence)
3.	Set the MDCDISPCTL.ADDRLSB bit value.	(Select bit order to send for each pixel.
		MSB or LSB sent first.)
4.	Set the MDCDISPCTL.RGBORD bit value.	(Select pixel order to send within each
		byte. Most significant pixel or least
		significant pixel sent first.)
5.	Set the MDCTRIGCTRL.GSBPP[1:0] bits value.	(Select bits-per-pixel format, 1/2/4/8)
6.	Set the MDCDISPWIDTH.DISPWIDTH[9:0] bits value.	(Set display width in pixels)
7.	Set the MDCDISPHEIGHT.DISPHEIGHT[9:0] bits value.	(Set display height in pixels)
8.	Set the MDCDISPFRMBUFF0.FRMBUFFADDR[15:0]	
	and MDCDISPFRMBUFF1.FRMBUFFADDR[31:16] bits	
	to point to memory address where the pixel data to send	
	is located.	(Set frame buffer base address)
9.	Set the following bits when using the interrupt:	
	- Write 1 to the MDCINTCTL.UPDIF bit.	(Clear interrupt flag)
	- Set the MDCINTCTL.UPDIE bit to 1.	(Enable MDC interrupt)
10.	Write 1 to the MDCTRIGCTL.UPDTRIG bit.	(Start display update)

10. Write 1 to the MDCTRIGCTL.UPDTRIG bit.

When the display update is finished, the MDCTRIGCTL.UPDTRIG bit is automatically cleared to 0 and the MDCINTCTL.UPDIF bit is set to 1.

Reading pixel data from panel

Some EPD panels may have commands to read pixel data from the panel. The procedure to trigger pixel data read from the panel is the same as the procedure for display update except step 2 (MDCDISPCTL.UPDFUNC bit is set to 0 for read command sequence) and step 8 (frame buffer address should be a RAM location where the pixel data received is written).

Pixel data bit order and pixel order

The sequence of pixel data bytes sent or received between the S1D13C00 and the panel depends on the pixel format (1/2/4/8 BPP), bit order setting (MDCDISPCTL.ADDRLSB bit), pixel order setting (MDCDISPCTL.RGBORD bit), display width, and display height. The following tables show the pixel data sequence for bit order setting B, pixel order setting P, panel width of W pixels (W is multiple of 8/BPP), and panel height of H pixels: (D[
byte>, <bit>], <byte> is the byte number in frame buffer, <bit> is bit number within the byte, LSP means least significant pixel, MSP means most significant pixel)

5.		Serial Data Bits (SD7 sent first)										
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0				
1		Command Byte[7:0]										
2	D[0,0]	D[0,1]	D[0,2]	D[0,3]	D[0,4]	D[0,5]	D[0,6]	D[0,7]				
3	D[1,0]	D[1,1]	D[1,2]	D[1,3]	D[1,4]	D[1,5]	D[1,6]	D[1,7]				
(W/8) + 1	D[(W/8)-1,0]	D[(W/8)-1,1]	D[(W/8)-1,2]	D[(W/8)-1,3]	D[(W/8)-1,4]	D[(W/8)-1,5]	D[(W/8)-1,6]	D[(W/8)-1,7]				
(W/8) + 2	D[(W/8),0]	D[(W/8),1]	D[(W/8),2]	D[(W/8),3]	D[(W/8),4]	D[(W/8),5]	D[(W/8),6]	D[(W/8),7]				
(W/8) + 3	D[(W/8)+1,0]	D[(W/8)+1,1]	D[(W/8)+1,2]	D[(W/8)+1,3]	D[(W/8)+1,4]	D[(W/8)+1,5]	D[(W/8)+1,6]	D[(W/8)+1,7]				
2x(W/8) + 1	D[2x(W/8)-1,0]	D[2x(W/8)-1,1]	D[2x(W/8)-1,2]	D[2x(W/8)-1,3]	D[2x(W/8)-1,4]	D[2x(W/8)-1,5]	D[2x(W/8)-1,6]	D[2x(W/8)-1,7]				
(H-1)x(W/8) + 1	D[(H-1)x(W/8)-1,0]	D[(H-1)x(W/8)-1,1]	D[(H-1)x(W/8)-1,2]	D[(H-1)x(W/8)-1,3]	D[(H-1)x(W/8)-1,4]	D[(H-1)x(W/8)-1,5]	D[(H-1)x(W/8)-1,6]	D[(H-1)x(W/8)-1,7]				
(H-1)x(W/8) + 2	D[(H-1)x(W/8),0]	D[(H-1)x(W/8),1]	D[(H-1)x(W/8),2]	D[(H-1)x(W/8),3]	D[(H-1)x(W/8),4]	D[(H-1)x(W/8),5]	D[(H-1)x(W/8),6]	D[(H-1)x(W/8),7]				
Hx(W/8) + 1	D[Hx(W/8)-1,0]	D[Hx(W/8)-1,1]	D[Hx(W/8)-1,2]	D[Hx(W/8)-1,3]	D[Hx(W/8)-1,4]	D[Hx(W/8)-1,5]	D[Hx(W/8)-1,6]	D[Hx(W/8)-1,7]				

Table 21.23 1BPP Pixel Data Sequence, P=0 (LSP first, B is don't care)

Table 21.24 1BPP Pixel Data Sequence, P=1 (MSP first, B is don't care)

	Serial Data Bits (SD7 sent first)										
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0			
1		Command Byte[7:0]									
2	D[0,7]	D[0,6]	D[0,5]	D[0,4]	D[0,3]	D[0,2]	D[0,1]	D[0,0]			
3	D[1,7]	D[1,6]	D[1,5]	D[1,4]	D[1,3]	D[1,2]	D[1,1]	D[1,0]			
(W/8) + 1	D[(W/8)-1,7]	D[(W/8)-1,6]	D[(W/8)-1,5]	D[(W/8)-1,4]	D[(W/8)-1,3]	D[(W/8)-1,2]	D[(W/8)-1,1]	D[(W/8)-1,0]			
(W/8) + 2	D[(W/8),7]	D[(W/8),6]	D[(W/8),5]	D[(W/8),4]	D[(W/8),3]	D[(W/8),2]	D[(W/8),1]	D[(W/8),0]			
(W/8) + 3	D[(W/8)+1,7]	D[(W/8)+1,6]	D[(W/8)+1,5]	D[(W/8)+1,4]	D[(W/8)+1,3]	D[(W/8)+1,2]	D[(W/8)+1,1]	D[(W/8)+1,0]			
2x(W/8) + 1	D[2x(W/8)-1,7]	D[2x(W/8)-1,6]	D[2x(W/8)-1,5]	D[2x(W/8)-1,4]	D[2x(W/8)-1,3]	D[2x(W/8)-1,2]	D[2x(W/8)-1,1]	D[2x(W/8)-1,0]			
(H-1)x(W/8) + 1	D[(H-1)x(W/8)-1,7]	D[(H-1)x(W/8)-1,6]	D[(H-1)x(W/8)-1,5]	D[(H-1)x(W/8)-1,4]	D[(H-1)x(W/8)-1,3]	D[(H-1)x(W/8)-1,2]	D[(H-1)x(W/8)-1,1]	D[(H-1)x(W/8)-1,0]			
(H-1)x(W/8) + 2	D[(H-1)x(W/8),7]	D[(H-1)x(W/8),6]	D[(H-1)x(W/8),5]	D[(H-1)x(W/8),4]	D[(H-1)x(W/8),3]	D[(H-1)x(W/8),2]	D[(H-1)x(W/8),1]	D[(H-1)x(W/8),0]			
Hx(W/8) + 1	D[Hx(W/8)-1,7]	D[Hx(W/8)-1,6]	D[Hx(W/8)-1,5]	D[Hx(W/8)-1,4]	D[Hx(W/8)-1,3]	D[Hx(W/8)-1,2]	D[Hx(W/8)-1,1]	D[Hx(W/8)-1,0]			

_			Se	erial Data Bits	(SD7 sent fir	st)		
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0
1				Command	l Byte[7:0]			
2	D[0,0]	D[0,1]	D[0,2]	D[0,3]	D[0,4]	D[0,5]	D[0,6]	D[0,7]
3	D[1,0]	D[1,1]	D[1,2]	D[1,3]	D[1,4]	D[1,5]	D[1,6]	D[1,7]
							•	
(W/4) + 1	D[(W/4)-1,0]	D[(W/4)-1,1]	D[(W/4)-1,2]	D[(W/4)-1,3]	D[(W/4)-1,4]	D[(W/4)-1,5]	D[(W/4)-1,6]	D[(W/4)-1,7]
(W/4) + 2	D[(W/4),0]	D[(W/4),1]	D[(W/4),2]	D[(W/4),3]	D[(W/4),4]	D[(W/4),5]	D[(W/4),6]	D[(W/4),7]
(W/4) + 3	D[(W/4)+1,0]	D[(W/4)+1,1]	D[(W/4)+1,2]	D[(W/4)+1,3]	D[(W/4)+1,4]	D[(W/4)+1,5]	D[(W/4)+1,6]	D[(W/4)+1,7]
					•		•	
2x(W/4) + 1	D[2x(W/4)-1,0]	D[2x(W/4)-1,1]	D[2x(W/4)-1,2]	D[2x(W/4)-1,3]	D[2x(W/4)-1,4]	D[2x(W/4)-1,5]	D[2x(W/4)-1,6]	D[2x(W/4)-1,7]
(H-1)x(W/4) + 1	D[(H-1)x(W/4)-1,0]	D[(H-1)x(W/4)-1,1]	D[(H-1)x(W/4)-1,2]	D[(H-1)x(W/4)-1,3]	D[(H-1)x(W/4)-1,4]	D[(H-1)x(W/4)-1,5]	D[(H-1)x(W/4)-1,6]	D[(H-1)x(W/4)-1,7]
(H-1)x(W/4) + 2	D[(H-1)x(W/4),0]	D[(H-1)x(W/4),1]	D[(H-1)x(W/4),2]	D[(H-1)x(W/4),3]	D[(H-1)x(W/4),4]	D[(H-1)x(W/4),5]	D[(H-1)x(W/4),6]	D[(H-1)x(W/4),7]
Hx(W/4) + 1	D[Hx(W/4)-1,0]	D[Hx(W/4)-1,1]	D[Hx(W/4)-1,2]	D[Hx(W/4)-1,3]	D[Hx(W/4)-1,4]	D[Hx(W/4)-1,5]	D[Hx(W/4)-1,6]	D[Hx(W/4)-1,7]

Table 21.25 2BPP Pixel Data Sequence, B=0 (LSB first), P=0 (LSP first)

Table 21.26 2BPP Pixel Data Sequence, B=1 (MSB first), P=0 (LSP first)

_	Serial Data Bits (SD7 sent first)										
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0			
1		Command Byte[7:0]									
2	D[0,1]	D[0,0]	D[0,3]	D[0,2]	D[0,5]	D[0,4]	D[0,7]	D[0,6]			
3	D[1,1]	D[1,0]	D[1,3]	D[1,2]	D[1,5]	D[1,4]	D[1,7]	D[1,6]			
(W/4) + 1	D[(W/4)-1,1]	D[(W/4)-1,0]	D[(W/4)-1,3]	D[(W/4)-1,2]	D[(W/4)-1,5]	D[(W/4)-1,4]	D[(W/4)-1,7]	D[(W/4)-1,6]			
(W/4) + 2	D[(W/4),1]	D[(W/4),0]	D[(W/4),3]	D[(W/4),2]	D[(W/4),5]	D[(W/4),4]	D[(W/4),7]	D[(W/4),6]			
(W/4) + 3	D[(W/4)+1,1]	D[(W/4)+1,0]	D[(W/4)+1,3]	D[(W/4)+1,2]	D[(W/4)+1,5]	D[(W/4)+1,4]	D[(W/4)+1,7]	D[(W/4)+1,6]			
2x(W/4) + 1	D[2x(W/4)-1,1]	D[2x(W/4)-1,0]	D[2x(W/4)-1,3]	D[2x(W/4)-1,2]	D[2x(W/4)-1,5]	D[2x(W/4)-1,4]	D[2x(W/4)-1,7]	D[2x(W/4)-1,6]			
(H-1)x(W/4) + 1	D[(H-1)x(W/4)-1,1]	D[(H-1)x(W/4)-1,0]	D[(H-1)x(W/4)-1,3]	D[(H-1)x(W/4)-1,2]	D[(H-1)x(W/4)-1,5]	D[(H-1)x(W/4)-1,4]	D[(H-1)x(W/4)-1,7]	D[(H-1)x(W/4)-1,6]			
(H-1)x(W/4) + 2	D[(H-1)x(W/4),1]	D[(H-1)x(W/4),0]	D[(H-1)x(W/4),3]	D[(H-1)x(W/4),2]	D[(H-1)x(W/4),5]	D[(H-1)x(W/4),4]	D[(H-1)x(W/4),7]	D[(H-1)x(W/4),6]			
Hx(W/4) + 1	D[Hx(W/4)-1,1]	D[Hx(W/4)-1,0]	D[Hx(W/4)-1,3]	D[Hx(W/4)-1,2]	D[Hx(W/4)-1,5]	D[Hx(W/4)-1,4]	D[Hx(W/4)-1,7]	D[Hx(W/4)-1,6]			

		Serial Data Bits (SD7 sent first)									
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0			
1				Command	l Byte[7:0]						
2	D[0,6]	D[0,7]	D[0,4]	D[0,5]	D[0,2]	D[0,3]	D[0,0]	D[0,1]			
3	D[1,6]	D[1,7]	D[1,4]	D[1,5]	D[1,2]	D[1,3]	D[1,0]	D[1,1]			
							•				
(W/4) + 1	D[(W/4)-1,6]	D[(W/4)-1,7]	D[(W/4)-1,4]	D[(W/4)-1,5]	D[(W/4)-1,2]	D[(W/4)-1,3]	D[(W/4)-1,0]	D[(W/4)-1,1]			
(W/4) + 2	D[(W/4),6]	D[(W/4),7]	D[(W/4),4]	D[(W/4),5]	D[(W/4),2]	D[(W/4),3]	D[(W/4),0]	D[(W/4),1]			
(W/4) + 3	D[(W/4)+1,6]	D[(W/4)+1,7]	D[(W/4)+1,4]	D[(W/4)+1,5]	D[(W/4)+1,2]	D[(W/4)+1,3]	D[(W/4)+1,0]	D[(W/4)+1,1]			
							•				
2x(W/4) + 1	D[2x(W/4)-1,6]	D[2x(W/4)-1,7]	D[2x(W/4)-1,4]	D[2x(W/4)-1,5]	D[2x(W/4)-1,2]	D[2x(W/4)-1,3]	D[2x(W/4)-1,0]	D[2x(W/4)-1,1]			
(H-1)x(W/4) + 1	D[(H-1)x(W/4)-1,6]	D[(H-1)x(W/4)-1,7]	D[(H-1)x(W/4)-1,4]	D[(H-1)x(W/4)-1,5]	D[(H-1)x(W/4)-1,2]	D[(H-1)x(W/4)-1,3]	D[(H-1)x(W/4)-1,0]	D[(H-1)x(W/4)-1,1]			
(H-1)x(W/4) + 2	D[(H-1)x(W/4),6]	D[(H-1)x(W/4),7]	D[(H-1)x(W/4),4]	D[(H-1)x(W/4),5]	D[(H-1)x(W/4),2]	D[(H-1)x(W/4),3]	D[(H-1)x(W/4),0]	D[(H-1)x(W/4),1]			
Hx(W/4) + 1	D[Hx(W/4)-1,6]	D[Hx(W/4)-1,7]	D[Hx(W/4)-1,4]	D[Hx(W/4)-1,5]	D[Hx(W/4)-1,2]	D[Hx(W/4)-1,3]	D[Hx(W/4)-1,0]	D[Hx(W/4)-1,1]			

Table 21.27 2BPP Pixel Data Sequence, B=0 (LSB first), P=1 (MSP first)

Table 21.28 2BPP Pixel Data Sequence, B=1 (MSB first), P=1 (MSP first)

_	Serial Data Bits (SD7 sent first)										
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0			
1		Command Byte[7:0]									
2	D[0,7]	D[0,6]	D[0,5]	D[0,4]	D[0,3]	D[0,2]	D[0,1]	D[0,0]			
3	D[1,7]	D[1,6]	D[1,5]	D[1,4]	D[1,3]	D[1,2]	D[1,1]	D[1,0]			
(W/4) + 1	D[(W/4)-1,7]	D[(W/4)-1,6]	D[(W/4)-1,5]	D[(W/4)-1,4]	D[(W/4)-1,3]	D[(W/4)-1,2]	D[(W/4)-1,1]	D[(W/4)-1,0]			
(W/4) + 2	D[(W/4),7]	D[(W/4),6]	D[(W/4),5]	D[(W/4),4]	D[(W/4),3]	D[(W/4),2]	D[(W/4),1]	D[(W/4),0]			
(W/4) + 3	D[(W/4)+1,7]	D[(W/4)+1,6]	D[(W/4)+1,5]	D[(W/4)+1,4]	D[(W/4)+1,3]	D[(W/4)+1,2]	D[(W/4)+1,1]	D[(W/4)+1,0]			
2x(W/4) + 1	D[2x(W/4)-1,7]	D[2x(W/4)-1,6]	D[2x(W/4)-1,5]	D[2x(W/4)-1,4]	D[2x(W/4)-1,3]	D[2x(W/4)-1,2]	D[2x(W/4)-1,1]	D[2x(W/4)-1,0]			
(H-1)x(W/4) + 1	D[(H-1)x(W/4)-1,7]	D[(H-1)x(W/4)-1,6]	D[(H-1)x(W/4)-1,5]	D[(H-1)x(W/4)-1,4]	D[(H-1)x(W/4)-1,3]	D[(H-1)x(W/4)-1,2]	D[(H-1)x(W/4)-1,1]	D[(H-1)x(W/4)-1,0]			
(H-1)x(W/4) + 2	D[(H-1)x(W/4),7]	D[(H-1)x(W/4),6]	D[(H-1)x(W/4),5]	D[(H-1)x(W/4),4]	D[(H-1)x(W/4),3]	D[(H-1)x(W/4),2]	D[(H-1)x(W/4),1]	D[(H-1)x(W/4),0]			
Hx(W/4) + 1	D[Hx(W/4)-1,7]	D[Hx(W/4)-1,6]	D[Hx(W/4)-1,5]	D[Hx(W/4)-1,4]	D[Hx(W/4)-1,3]	D[Hx(W/4)-1,2]	D[Hx(W/4)-1,1]	D[Hx(W/4)-1,0]			

		Serial Data Bits (SD7 sent first)									
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0			
1				Command	l Byte[7:0]						
2	D[0,0]	D[0,1]	D[0,2]	D[0,3]	D[0,4]	D[0,5]	D[0,6]	D[0,7]			
3	D[1,0]	D[1,1]	D[1,2]	D[1,3]	D[1,4]	D[1,5]	D[1,6]	D[1,7]			
(W/2) + 1	D[(W/2)-1,0]	D[(W/2)-1,1]	D[(W/2)-1,2]	D[(W/2)-1,3]	D[(W/2)-1,4]	D[(W/2)-1,5]	D[(W/2)-1,6]	D[(W/2)-1,7]			
(W/2) + 2	D[(W/2),0]	D[(W/2),1]	D[(W/2),2]	D[(W/2),3]	D[(W/2),4]	D[(W/2),5]	D[(W/2),6]	D[(W/2),7]			
(W/2) + 3	D[(W/2)+1,0]	D[(W/2)+1,1]	D[(W/2)+1,2]	D[(W/2)+1,3]	D[(W/2)+1,4]	D[(W/2)+1,5]	D[(W/2)+1,6]	D[(W/2)+1,7]			
			·		•						
2x(W/2) + 1	D[2x(W/2)-1,0]	D[2x(W/2)-1,1]	D[2x(W/2)-1,2]	D[2x(W/2)-1,3]	D[2x(W/2)-1,4]	D[2x(W/2)-1,5]	D[2x(W/2)-1,6]	D[2x(W/2)-1,7]			
(H-1)x(W/2) + 1	D[(H-1)x(W/2)-1,0]	D[(H-1)x(W/2)-1,1]	D[(H-1)x(W/2)-1,2]	D[(H-1)x(W/2)-1,3]	D[(H-1)x(W/2)-1,4]	D[(H-1)x(W/2)-1,5]	D[(H-1)x(W/2)-1,6]	D[(H-1)x(W/2)-1,7]			
(H-1)x(W/2) + 2	D[(H-1)x(W/2),0]	D[(H-1)x(W/2),1]	D[(H-1)x(W/2),2]	D[(H-1)x(W/2),3]	D[(H-1)x(W/2),4]	D[(H-1)x(W/2),5]	D[(H-1)x(W/2),6]	D[(H-1)x(W/2),7]			
Hx(W/2) + 1	D[Hx(W/2)-1,0]	D[Hx(W/2)-1,1]	D[Hx(W/2)-1,2]	D[Hx(W/2)-1,3]	D[Hx(W/2)-1,4]	D[Hx(W/2)-1,5]	D[Hx(W/2)-1,6]	D[Hx(W/2)-1,7]			

Table 21.29 4BPP Pixel Data Sequence, B=0 (LSB first), P=0 (LSP first)

Table 21.30 4BPP Pixel Data Sequence, B=1 (MSB first), P=0 (LSP first)

_	Serial Data Bits (SD7 sent first)										
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0			
1		Command Byte[7:0]									
2	D[0,3]	D[0,2]	D[0,1]	D[0,0]	D[0,7]	D[0,6]	D[0,5]	D[0,4]			
3	D[1,3]	D[1,2]	D[1,1]	D[1,0]	D[1,7]	D[1,6]	D[1,5]	D[1,4]			
(W/2) + 1	D[(W/2)-1,3]	D[(W/2)-1,2]	D[(W/2)-1,1]	D[(W/2)-1,0]	D[(W/2)-1,7]	D[(W/2)-1,6]	D[(W/2)-1,5]	D[(W/2)-1,4]			
(W/2) + 2	D[(W/2),3]	D[(W/2),2]	D[(W/2),1]	D[(W/2),0]	D[(W/2),7]	D[(W/2),6]	D[(W/2),5]	D[(W/2),4]			
(W/2) + 3	D[(W/2)+1,3]	D[(W/2)+1,2]	D[(W/2)+1,1]	D[(W/2)+1,0]	D[(W/2)+1,7]	D[(W/2)+1,6]	D[(W/2)+1,5]	D[(W/2)+1,4]			
		•			•						
2x(W/2) + 1	D[2x(W/2)-1,3]	D[2x(W/2)-1,2]	D[2x(W/2)-1,1]	D[2x(W/2)-1,0]	D[2x(W/2)-1,7]	D[2x(W/2)-1,6]	D[2x(W/2)-1,5]	D[2x(W/2)-1,4]			
(H-1)x(W/2) + 1	D[(H-1)x(W/2)-1,3]	D[(H-1)x(W/2)-1,2]	D[(H-1)x(W/2)-1,1]	D[(H-1)x(W/2)-1,0]	D[(H-1)x(W/2)-1,7]	D[(H-1)x(W/2)-1,6]	D[(H-1)x(W/2)-1,5]	D[(H-1)x(W/2)-1,4]			
(H-1)x(W/2) + 2	D[(H-1)x(W/2),3]	D[(H-1)x(W/2),2]	D[(H-1)x(W/2),1]	D[(H-1)x(W/2),0]	D[(H-1)x(W/2),7]	D[(H-1)x(W/2),6]	D[(H-1)x(W/2),5]	D[(H-1)x(W/2),4]			
Hx(W/2) + 1	D[Hx(W/2)-1,3]	D[Hx(W/2)-1,2]	D[Hx(W/2)-1,1]	D[Hx(W/2)-1,0]	D[Hx(W/2)-1,7]	D[Hx(W/2)-1,6]	D[Hx(W/2)-1,5]	D[Hx(W/2)-1,4]			

		Serial Data Bits (SD7 sent first)									
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0			
1				Command	l Byte[7:0]						
2	D[0,4]	D[0,5]	D[0,6]	D[0,7]	D[0,0]	D[0,1]	D[0,2]	D[0,3]			
3	D[1,4]	D[1,5]	D[1,6]	D[1,7]	D[1,0]	D[1,1]	D[1,2]	D[1,3]			
(W/2) + 1	D[(W/2)-1,4]	D[(W/2)-1,5]	D[(W/2)-1,6]	D[(W/2)-1,7]	D[(W/2)-1,0]	D[(W/2)-1,1]	D[(W/2)-1,2]	D[(W/2)-1,3]			
(W/2) + 2	D[(W/2),4]	D[(W/2),5]	D[(W/2),6]	D[(W/2),7]	D[(W/2),0]	D[(W/2),1]	D[(W/2),2]	D[(W/2),3]			
(W/2) + 3	D[(W/2)+1,4]	D[(W/2)+1,5]	D[(W/2)+1,6]	D[(W/2)+1,7]	D[(W/2)+1,0]	D[(W/2)+1,1]	D[(W/2)+1,2]	D[(W/2)+1,3]			
2x(W/2) + 1	D[2x(W/2)-1,4]	D[2x(W/2)-1,5]	D[2x(W/2)-1,6]	D[2x(W/2)-1,7]	D[2x(W/2)-1,0]	D[2x(W/2)-1,1]	D[2x(W/2)-1,2]	D[2x(W/2)-1,3]			
(H-1)x(W/2) + 1	D[(H-1)x(W/2)-1,4]	D[(H-1)x(W/2)-1,5]	D[(H-1)x(W/2)-1,6]	D[(H-1)x(W/2)-1,7]	D[(H-1)x(W/2)-1,0]	D[(H-1)x(W/2)-1,1]	D[(H-1)x(W/2)-1,2]	D[(H-1)x(W/2)-1,3]			
(H-1)x(W/2) + 2	D[(H-1)x(W/2),4]	D[(H-1)x(W/2),5]	D[(H-1)x(W/2),6]	D[(H-1)x(W/2),7]	D[(H-1)x(W/2),0]	D[(H-1)x(W/2),1]	D[(H-1)x(W/2),2]	D[(H-1)x(W/2),3]			
Hx(W/2) + 1	D[Hx(W/2)-1,4]	D[Hx(W/2)-1,5]	D[Hx(W/2)-1,6]	D[Hx(W/2)-1,7]	D[Hx(W/2)-1,0]	D[Hx(W/2)-1,1]	D[Hx(W/2)-1,2]	D[Hx(W/2)-1,3]			

Table 21.31 4BPP Pixel Data Sequence, B=0 (LSB first), P=1 (MSP first)

Table 21.32 4BPP Pixel Data Sequence, B=1 (MSB first), P=1 (MSP first)

	Serial Data Bits (SD7 sent first)								
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	
1	Command Byte[7:0]								
2	D[0,7]	D[0,6]	D[0,5]	D[0,4]	D[0,3]	D[0,2]	D[0,1]	D[0,0]	
3	D[1,7]	D[1,6]	D[1,5]	D[1,4]	D[1,3]	D[1,2]	D[1,1]	D[1,0]	
		•							
(W/2) + 1	D[(W/2)-1,7]	D[(W/2)-1,6]	D[(W/2)-1,5]	D[(W/2)-1,4]	D[(W/2)-1,3]	D[(W/2)-1,2]	D[(W/2)-1,1]	D[(W/2)-1,0]	
(W/2) + 2	D[(W/2),7]	D[(W/2),6]	D[(W/2),5]	D[(W/2),4]	D[(W/2),3]	D[(W/2),2]	D[(W/2),1]	D[(W/2),0]	
(W/2) + 3	D[(W/2)+1,7]	D[(W/2)+1,6]	D[(W/2)+1,5]	D[(W/2)+1,4]	D[(W/2)+1,3]	D[(W/2)+1,2]	D[(W/2)+1,1]	D[(W/2)+1,0]	
2x(W/2) + 1	D[2x(W/2)-1,7]	D[2x(W/2)-1,6]	D[2x(W/2)-1,5]	D[2x(W/2)-1,4]	D[2x(W/2)-1,3]	D[2x(W/2)-1,2]	D[2x(W/2)-1,1]	D[2x(W/2)-1,0]	
(H-1)x(W/2) + 1	D[(H-1)x(W/2)-1,7]	D[(H-1)x(W/2)-1,6]	D[(H-1)x(W/2)-1,5]	D[(H-1)x(W/2)-1,4]	D[(H-1)x(W/2)-1,3]	D[(H-1)x(W/2)-1,2]	D[(H-1)x(W/2)-1,1]	D[(H-1)x(W/2)-1,0]	
(H-1)x(W/2) + 2	D[(H-1)x(W/2),7]	D[(H-1)x(W/2),6]	D[(H-1)x(W/2),5]	D[(H-1)x(W/2),4]	D[(H-1)x(W/2),3]	D[(H-1)x(W/2),2]	D[(H-1)x(W/2),1]	D[(H-1)x(W/2),0]	
Hx(W/2) + 1	D[Hx(W/2)-1,7]	D[Hx(W/2)-1,6]	D[Hx(W/2)-1,5]	D[Hx(W/2)-1,4]	D[Hx(W/2)-1,3]	D[Hx(W/2)-1,2]	D[Hx(W/2)-1,1]	D[Hx(W/2)-1,0]	

	Serial Data Bits (SD7 sent first)								
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	
1	Command Byte[7:0]								
2	D[0,0]	D[0,1]	D[0,2]	D[0,3]	D[0,4]	D[0,5]	D[0,6]	D[0,7]	
3	D[1,0]	D[1,1]	D[1,2]	D[1,3]	D[1,4]	D[1,5]	D[1,6]	D[1,7]	
W + 1	D[W-1,0]	D[W-1,1]	D[W-1,2]	D[W-1,3]	D[W-1,4]	D[W-1,5]	D[W-1,6]	D[W-1,7]	
W + 2	D[W,0]	D[W,1]	D[W,2]	D[W,3]	D[W,4]	D[W,5]	D[W,6]	D[W,7]	
W + 3	D[W+1,0]	D[W+1,1]	D[W+1,2]	D[W+1,3]	D[W+1,4]	D[W+1,5]	D[W+1,6]	D[W+1,7]	
2xW + 1	D[2xW-1,0]	D[2xW-1,1]	D[2xW-1,2]	D[2xW-1,3]	D[2xW-1,4]	D[2xW-1,5]	D[2xW-1,6]	D[2xW-1,7]	
(H-1)xW + 1	D[(H-1)xW-1,0]	D[(H-1)xW-1,1]	D[(H-1)xW-1,2]	D[(H-1)xW-1,3]	D[(H-1)xW-1,4]	D[(H-1)xW-1,5]	D[(H-1)xW-1,6]	D[(H-1)xW-1,7]	
(H-1)xW + 2	D[(H-1)xW,0]	D[(H-1)xW,1]	D[(H-1)xW,2]	D[(H-1)xW,3]	D[(H-1)xW,4]	D[(H-1)xW,5]	D[(H-1)xW,6]	D[(H-1)xW,7]	
HxW + 1	D[HxW-1,0]	D[HxW-1,1]	D[HxW-1,2]	D[HxW-1,3]	D[HxW-1,4]	D[HxW-1,5]	D[HxW-1,6]	D[HxW-1,7]	

Table 21.33 8BPP Pixel Data Sequence, B=0 (LSB first, P is don't care)

Table 21.34 8BPP Pixel Data Sequence, B=1 (MSB first, P is don't care)

	Serial Data Bits (SD7 sent first)								
Byte Sequence	SD7	SD6	SD5	SD4	SD3	SD2	SD1	SD0	
1	Command Byte[7:0]								
2	D[0,7]	D[0,6]	D[0,5]	D[0,4]	D[0,3]	D[0,2]	D[0,1]	D[0,0]	
3	D[1,7]	D[1,6]	D[1,5]	D[1,4]	D[1,3]	D[1,2]	D[1,1]	D[1,0]	
W + 1	D[W-1,7]	D[W-1,6]	D[W-1,5]	D[W-1,4]	D[W-1,3]	D[W-1,2]	D[W-1,1]	D[W-1,0]	
W + 2	D[W,7]	D[W,6]	D[W,5]	D[W,4]	D[W,3]	D[W,2]	D[W,1]	D[W,0]	
W + 3	D[W+1,7]	D[W+1,6]	D[W+1,5]	D[W+1,4]	D[W+1,3]	D[W+1,2]	D[W+1,1]	D[W+1,0]	
2xW + 1	D[2xW-1,7]	D[2xW-1,6]	D[2xW-1,5]	D[2xW-1,4]	D[2xW-1,3]	D[2xW-1,2]	D[2xW-1,1]	D[2xW-1,0]	
(H-1)xW + 1	D[(H-1)xW-1,7]	D[(H-1)xW-1,6]	D[(H-1)xW-1,5]	D[(H-1)xW-1,4]	D[(H-1)xW-1,3]	D[(H-1)xW-1,2]	D[(H-1)xW-1,1]	D[(H-1)xW-1,0]	
(H-1)xW + 2	D[(H-1)xW,7]	D[(H-1)xW,6]	D[(H-1)xW,5]	D[(H-1)xW,4]	D[(H-1)xW,3]	D[(H-1)xW,2]	D[(H-1)xW,1]	D[(H-1)xW,0]	
HxW + 1	D[HxW-1,7]	D[HxW-1,6]	D[HxW-1,5]	D[HxW-1,4]	D[HxW-1,3]	D[HxW-1,2]	D[HxW-1,1]	D[HxW-1,0]	

21.6.2.5 Frame buffer-to-panel rotation

For 6-bit color, SPI, and EPD panels, the frame buffer image can be rotated 0, 90, 180, or 270 degrees when the panel is updated by setting MDCDISPCTL.ROTSEL[1:0].

- For 0 and 180-degree rotation, the width and height registers should programmed as follows: MDCGFXOWIDTH.OWIDTH[9:0] = MDCDISPWIDTH.DISPWIDTH[9:0] = [panel width] MDCGFXOHEIGHT.OHEIGHT[9:0] = MDCDISPHEIGHT.DISPHEIGHT[9:0] = [panel height] MDCGFXOWIDTH.OSTRIDE[9:0] = MDCDISPSTRIDE.DISPSTRIDE[9:0] = frame buffer image stride
- For 90 and 270-degree rotation, the width and height registers should programmed as follows: MDCGFXOWIDTH.OWIDTH[9:0] = MDCDISPWIDTH.DISPHEIGHT[9:0] = [panel height] MDCGFXOHEIGHT.OHEIGHT[9:0] = MDCDISPHEIGHT.DISPWIDTH[9:0] = [panel width] MDCGFXOWIDTH.OSTRIDE[9:0] = MDCDISPSTRIDE.DISPSTRIDE[9:0] = frame buffer image stride

21.6.3 Drawing Engine

The drawing engine draws a line, rectangle, or ellipse, to a frame buffer. The top left corner of the rectangular frame buffer has a reference coordinate of (0, 0), and the X and Y coordinate parameters for the drawing functions are positive values relative to the reference coordinate. X coordinates are positive values to the right of the top left corner and Y coordinates are positive values below the top left corner.

Note: The drawing functions do not update the display. It is necessary to execute the display update function.

Line Drawing

The line drawing function draws a line with a specified thickness and line color. The following shows a procedure to draw a line:

- 1. Set the MDCGFXOBADDR0.0BASEADDR[15:0] and MDCGFXOBADDR1.OBASEADDR[31:16] bits.
- 2. Set the MDCGFXOSTRIDE.OSTRIDE[9:0] bits.
- Set the MDCGFXIXCENTER.IXCENTER[9:0] bits. 3. line)*1
- 4. Set the MDCGFXIYCENTER.IYCENTER[9:0] bits. line)*1
- 5. Set the MDCGFXOXCENTER.OXCENTER[9:0] bits.
- Set the MDCGFXOYCENTER.OYCENTER[9:0] bits. 6 *1 Specify coordinates relative to the frame buffer top left corner coordinates of (0, 0).
- 7. Set the MDCGFXIWIDTH.IWIDTH[9:0] bits.
- 8. Set the MDCGFXCOLOR.COLOR[7:0] bits.
- 9. Set the following bits when using the interrupt: - Write 1 to the MDCINTCTL.GFXIF bit. - Set the MDCINTCTL.GFXIE bit to 1.
- 10. Set the MDCGFXCTL.GFXFUNC[2:0] bits to 0x3.
- 11. Write 1 to the MDCTRIGCTL.GFXTRIG bit.

(Specify frame buffer base address) (Specify frame buffer stride) (Specify X coordinate (X1) of starting point of (Specify Y coordinate (Y1) of starting point of

- (Specify X coordinate (X2) of ending point of line)*1 (Specify Y coordinate (Y2) of ending point of line)*1
- - (Specify line thickness) (Specify pen color/gray level)

(Clear interrupt flag) (Enable MDC interrupt) (Select line drawing function) (Start line drawing)

When the line drawing is finished, the MDCTRIGCTL.GFXTRIG is automatically cleared to 0 and the MDCINTCTL.GFXIF bit is set to 1.

The following diagram shows an example of line drawing on a 180×180 6-bit color panel.



Figure 21.42 Line Drawing Example
The line thickness (MDCGFXIWIDTH.IWIDTH[9:0] bits) value is 10 but actual thickness is $2 \times 10 + 1 = 21$ pixels ($2 \times$ MDCGFXIWIDTH.IWIDTH[9:0] bits + 1).

Rectangle Drawing

The rectangle drawing function draws a filled or unfilled rectangle.

e following shows a procedure to draw a rectangle:	
Set the MDCGFXOBADDR0.OBASEADDR[15:0]	
and MDCGFXOBADDR1.0BASEADDR[31:16] bits.	(Specify frame buffer base address)
Set the MDCGFXOSTRIDE.OSTRIDE[9:0] bits.	(Specify frame buffer stride)
Set the MDCGFXIXCENTER.IXCENTER[9:0] bits.	(Specify X coordinate (X1) of top left corner of rectangle)*1
Set the MDCGFXIYCENTER.IYCENTER[9:0] bits.	(Specify Y coordinate (Y1) of top left corner of rectangle)*1
Set the MDCGFXOXCENTER.OXCENTER[9:0] bits.	(Specify X coordinate (X2) of bottom right corner of rectangle)*1
Set the MDCGFXOYCENTER.OYCENTER[9:0] bits.	(Specify Y coordinate (Y2) of bottom right corner of rectangle)*1
*1 Specify coordinates relative to the frame buffer top le	ft corner coordinates of $(0, 0)$.
Set the MDCGFXIWIDTH.IWIDTH[9:0] bits.	(Specify vertical line thickness for unfilled rectangle drawing)*2
Set the MDCGFXIHEIGHT.IHEIGHT[9:0] bits.	(Specify horizontal line thickness for unfilled rectangle drawing)*2
*2 If vertical line thickness > $[((X2 - X1) - 1)/2]$, it is	internally clipped to $[((X2 - X1) - 1)/2].$
If horizontal line thickness > $\left[((Y2 - Y1) - 1)/2 \right]$, it	t is internally clipped to $\left[\left(\left(Y2 - Y1 \right) - 1 \right) / 2 \right]$.
Set the MDCGFXCOLOR.COLOR[7:0] bits.	(Specify pen color/gray level)*3
*3 These bits specify the fill color/gray level for filled re rectangle.	ctangle or the edge line color/gray level for unfilled
Set the following bits when using the interrupt:	
- Write 1 to the MDCINTCTL.GFXIF bit.	(Clear interrupt flag)
- Set the MDCINTCTL.GFXIE bit to 1.	(Enable MDC interrupt)
Configure the following MDCGFXCTL register bits:	× 1 /
- Set the MDCGFXCTL.GFXFUNC[2:0] bits to 0x2.	(Select rectangle drawing function)
- MDCGFXCTL.FILLEN bit	(Enable/disable fill option)
	e following shows a procedure to draw a rectangle: Set the MDCGFXOBADDR0.OBASEADDR[15:0] and MDCGFXOBADDR1.OBASEADDR[31:16] bits. Set the MDCGFXOSTRIDE.OSTRIDE[9:0] bits. Set the MDCGFXIXCENTER.IXCENTER[9:0] bits. Set the MDCGFXIYCENTER.IYCENTER[9:0] bits. Set the MDCGFXOXCENTER.OXCENTER[9:0] bits. Set the MDCGFXOYCENTER.OYCENTER[9:0] bits. *1 Specify coordinates relative to the frame buffer top le Set the MDCGFXIWIDTH.IWIDTH[9:0] bits. Set the MDCGFXIHEIGHT.IHEIGHT[9:0] bits. *2 If vertical line thickness > [$((X2 - X1) - 1) / 2$], it is If horizontal line thickness > [$((Y2 - Y1) - 1) / 2$], it is Set the MDCGFXCOLOR.COLOR[7:0] bits. *3 These bits specify the fill color/gray level for filled re rectangle. Set the MDCINTCTL.GFXIF bit. - Set the MDCINTCTL.GFXIE bit to 1. Configure the following MDCGFXCTL register bits: - Set the MDCGFXCTL.FILLEN bit

12. Write 1 to the MDCTRIGCTL.GFXTRIG bit.

When the rectangle drawing is finished, the MDCTRIGCTL.GFXTRIG is automatically cleared to 0 and the MDCINTCTL.GFXIF bit is set to 1.

(Start rectangle drawing)

The following diagram shows an example of filled and unfilled rectangle drawing on a 6-bit color panel.





Ellipse Drawing

The ellipse drawing function draws a filled or unfilled ellipse.

- The following shows a procedure to draw an ellipse: 1. Set the MDCGFXOBADDR0.0BASEADDR[15:0]
- and MDCGFX0BADDR1.0BASEADDR[31:16] bits.
- 2. Set the MDCGFXOSTRIDE.OSTRIDE[9:0] bits.
- 3. Set the MDCGFXIXCENTER.IXCENTER[9:0] bits.
- 4. Set the MDCGFXIYCENTER.IYCENTER[9:0] bits. (Specify Y coordinate of ellipse center)*1 *1 Specify coordinates relative to the frame buffer top left corner coordinates of (0, 0).
- Set the MDCGFXOXCENTER.OXCENTER[9:0] bits. (Specify X radius (XR))*2
- 6. Set the MDCGFXOYCENTER.OYCENTER[9:0] bits. (Specify Y radius (YR))*2
- *2 XR > 0, YR > 0. If XR = 0 or YR = 0, nothing happens.
- 7. Set the MDCGFXIWIDTH.IWIDTH[9:0] bits.
- 8. Set the MDCGFXIHEIGHT.IHEIGHT[9:0] bits.
- (Specify thickness of X-axis crossing for unfilled ellipse drawing)*3 (Specify thickness of Y-axis crossing for unfilled ellipse drawing)*3

(Specify frame buffer base address)

(Specify X coordinate of ellipse center)*1

(Specify frame buffer stride)

- *3 The line thickness is "tapered" in the transition between the X-axis and Y-axis crossings. If XR < 3, the thickness of X-axis crossing is internally clipped to 0. If YR < 3, the thickness of Y-axis crossing is internally clipped to 0. Thickness of X-axis crossing \leq (XR/2) Thickness of Y-axis crossing \leq (YR/2)
- Set the MDCGFXCOLOR.COLOR[7:0] bits. (Specify pen color/gray level)*4
 *4 These bits specify the fill color/gray level for filled ellipse or the edge line color/gray level for unfilled ellipse.
- 10. Set the following bits when using the interrupt: - Write 1 to the MDCINTCTL.GFXIF bit.
 - Set the MDCINTCTL.GFXIE bit to 1.
- Configure the following MDCGFXCTL register bits:
 Set the MDCGFXCTL.GFXFUNC[2:0] bits to 0x4.
 MDCGFXCTL.FILLEN bit
- 12. Write 1 to the MDCTRIGCTL.GFXTRIG bit.

(Clear interrupt flag) (Enable MDC interrupt)

(Select ellipse drawing function) (Enable/disable fill option) (Start ellipse drawing)

When the ellipse drawing is finished, the MDCTRIGCTL.GFXTRIG is automatically cleared to 0 and the MDCINTCTL.GFXIF bit is set to 1.

The following diagram shows an example of filled and unfilled ellipse drawing on a 6-bit color panel.



Figure 21.44 Ellipse Drawing Example

21.6.4 Copy Engine

Overview and Definitions

The copy engine copies pixels from a window of a source image or bitmap to a window of a destination image with transformation (scaling + rotation or horizontal/vertical shear).



Figure 21.45 Copy Engine Definitions

Note: The drawing functions do not update the display. It is necessary to execute the display update function.

Source Image and Window

Pixels are copied from a window within the source image (or bitmap) to a window within the destination image with transformation applied. Typically, the source window is the same size as the source image, but it can be smaller to allow for panning within the source image. The source window and image are defined by the following parameters:

- Source (input) window base address (MDCGFXIBADDR1/0.IBASEADDR[31:0] bits)
 - This points to the memory location of the top left corner of the source window.
 - The top left corner of the source window has coordinates of (0, 0).
 - Panning of the source image is achieved by changing this base address.
- Source (input) window width (MDCGFXIWIDTH.IWIDTH[9:0] bits)
 This is the width of the source window in pixels.
- Source (input) window height (MDCGFXIHEIGHT.IHEIGHT[9:0] bits) - This is the height of the source window in pixels.
- Source (input) image stride (MDCGFXISTRIDE.ISTRIDE[9:0] bits)
 This is the stride (number of pixels per line) of the source image.
- Source (input) window center of transformation X coordinate (MDCGFXIXCENTER.IXCENTER[9:0]

bits)

- This is the X coordinate, in pixels relative to the top left corner coordinates of (0, 0), of the center of transformation for the source window.
- This is a positive value which is to the right of the (0, 0) top left corner.
- The transformation (scale, rotate, shear) is applied relative to this center.
- Source (input) window center of transformation Y coordinate (MDCGFXIYCENTER.IYCENTER[9:0] bits)
 - This is the Y coordinate, in pixels relative to the top left corner coordinates of (0, 0), of the center of transformation for the source window.
 - This is a positive value which is below the (0, 0) top left corner.
 - The transformation (scale, rotate, shear) is applied relative to this center.

Destination Image and Window

The destination image can be bigger than the destination window to allow for panning of the destination image. Source pixels, after applying the transformation, that are outside the destination window are not copied (written). The copy engine calculates an output window when the transformation is applied to the source window. (The results of the calculations can be read from the MDCGFXOWLEFT.OWLEFT[9:0], MDCGFXOWRIGHT.OWRIGHT[9:0], MDCGFXOWTOP.OWTOP[9:0], and

MDCGFXOWBOT.OWBOT[9:0] bits.) If the output window is within the destination window, then pixels are copied only to the smaller output window within the destination window. If any of the output window edges fall outside the destination window edges, they are clipped to the destination window edges and pixels are not copied to locations outside the destination window.

- The destination window and image are defined by the following parameters:
 - Destination (output) window base address (MDCGFXOBASEADDR1/0.OBASEADDR[31:0] bits)
 - This points to the memory location of the top left corner of the destination window.
 - The top left corner of the destination window has coordinates of (0, 0).
 - Panning of the destination image is achieved by changing this base address.
- Destination (output) window width (MDCGFXOWIDTH.OWIDTH[9:0] bits)
 - This is the width of the destination window in pixels.
- Destination (output) window height (MDCGFXOHEIGHT.OHEIGHT[9:0] bits) - This is the height of the destination window in pixels.
- Destination (output) image stride (MDCGFXOSTRIDE.OSTRIDE[9:0] bits) - This is the stride (number of pixels per line) of the destination image.
- Destination (output) window center of transformation X coordinate (MDCGFXOXCENTER.OXCENTER[9:0] bits)
 - This is the X coordinate, in pixels relative to the top left corner coordinates of (0, 0), of the center of transformation for the destination window.
 - This is a positive value which is to the right of the (0, 0) top left corner.
 - The transformed image in the destination window is centered at this location.
- Destination (output) window center of transformation Y coordinate
- (MDCGFXOYCENTER.OYCENTER[9:0] bits)
 - This is the Y coordinate, in pixels relative to the top left corner coordinate of (0, 0), of the center of transformation for the destination window.
 - This is a positive value which is below the (0, 0) top left corner.
 - The transformed image in the destination window is centered at this location.

Source Pixel Alpha Channel

The source pixels for the SPI 1-bit black-and-white and 3-bit color formats contain a 1-bit alpha channel which specifies whether or not the source pixel should be copied. A 0 in the alpha channel indicates that the pixel should not be copied to the destination and a 1 indicates that it should be copied. Effectively, the alpha channel bit specifies pixel transparency.

The source pixels for the 6-bit color format contain a 2-bit alpha channel. The pixel value copied to the destination location is the alpha-blend of the destination pixel with the source pixel based on the 2-bit alpha channel value of the source pixel. A value of 0b00 (0%) means the source pixel is not copied and a value of 0b11 (100%) means that the destination pixel is over-written with the source pixel. A value of 0b01 means 33% blending ratio for the source pixel and a value of 0b10 means 67% blending ratio.

The MDCGFXCTL.ALPHAOVRRD bit can be used to override the alpha channel value of the source pixels. When the MDCGFXCTL.ALPHAOVRRD bit is 1, the MDCGFXCTL.ALPHAVAL[1:0] bits are used as the alpha value for all the source pixels.

Source Bitmaps

The MDCGFXCTL.BITMAPEN bit is used to specify whether the source is a regular image (0) or a bitmap (1). If the MDCGFXCTL.BITMAPEN bit is 1 which selects bitmap, the MDCGFXCTL.BITMAPFMT bit specifies whether the bitmap format is 1-bit per pixel or 2-bit per pixel.

For the 1-bit format, a value of 0 means the source pixel is transparent (not copied to the destination location), and a value of 1 means the pixel color specified by the MDCGFXCOLOR.COLOR[7:0] bits (dependent on which panel color format is selected) is written to the destination location.

The 2-bit bitmap format is only applicable to the 6-bit color panel. For the 2-bit format, the bitmap value specifies the alpha-blending ratio of the destination pixel with the pixel color specified by the MDCGFXCOLOR.COLOR[5:0] bits. Bitmaps are typically used for fonts or simple icons/shapes and the 2-bit format can be used to provide "smoothing" of edges by giving the edge pixels a 33% or 67% alpha-blending value.

Fill Option

For the copy engine, if the MDCGFXCTL.FILLEN bit is 1, all source pixels are overridden with a fill color specified by the MDCGFXCOLOR.COLOR[7:0] bits, and, effectively, the destination pixels are filled with the MDCGFXCOLOR.COLOR[7:0] bits having the "shape" of the source non-transparent image or bitmap pixels.

Source Window Horizontal and Vertical Flip

The MDCGFXCTL.CPYNEGX and MDCGFXCTL.CPYNEGY bits can be used to negate (flip) the X and Y coordinate values of the source window pixels relative to the center of transformation. If the MDCGFXCTL.CPYNEGX bit is 1, the source window image is flipped about the Y-axis that runs through the source window's center of transformation. If the MDCGFXCTL.CPYNEGY bit is 1, the source window image is flipped about the X-axis that runs through the source window's center of transformation.

Notes:

- When the MDCGFXCTL.CPYNEGX bit = 1, the MDCGFXIXCENTER.IXCENTER[9:0] bits must be set to the horizontal center of the source image.
- When the MDCGFXCTL.CPYNEGY bit = 1, the MDCGFXIYCENTER.IYCENTER[9:0] bits must be set to the vertical center of the source image.

Image/Bitmap Copying with Scaling and Rotation

The COPYROTSCALE function copies pixels from a source window to a destination window with rotation and scaling transformation. The rotation and scaling transformations are combined when the COPYROTSCALE function is triggered.

The following shows a procedure to execute the COPYROTSCALE function:

Window configuration

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
1.	Set the MDCGFXIBADDR0.IBASEADDR[15:0]	
	and MDCGFXIBADDR1.IBASEADDR[31:16] bits.	(Specify source window base address)
2.	Set the MDCGFXIXCENTER.IXCENTER[9:0] bits.	(Specify X coordinate of center of
		rotation/scaling in source window)
3.	Set the MDCGFXIYCENTER.IYCENTER[9:0] bits.	(Specify Y coordinate of center of
		rotation/scaling in source window)
4.	Set the MDCGFXIWIDTH.IWIDTH[9:0] bits.	(Specify width of source window)
5.	Set the MDCGFXIHEIGHT.IHEIGHT[9:0] bits.	(Specify height of source window)
6.	Set the MDCGFXISTRIDE.ISTRIDE[9:0] bits.	(Specify source image stride)
7.	Set the MDCGFXOBADDR0.0BASEADDR[15:0]	
	and MDCGFXOBADDR1.OBASEADDR[31:16] bits.	(Specify destination window base address)
8.	Set the MDCGFXOXCENTER.OXCENTER[9:0] bits.	(Specify X coordinate of center of
		rotation/scaling in destination window)
9.	Set the MDCGFXOYCENTER.OYCENTER[9:0] bits.	(Specify Y coordinate of center of
		rotation/scaling in destination window)
10.	Set the MDCGFXOWIDTH.OWIDTH[9:0] bits.	(Specify width of destination window)
11.	Set the MDCGFXOHEIGHT.OHEIGHT[9:0] bits.	(Specify height of destination window)
12.	Set the MDCGFXOSTRIDE.OSTRIDE[9:0] bits.	(Specify destination image stride)
Set	ting for rotation	
13.	Set the MDCGFXROTVAL.ROTVAL[8:0] bits.	(Specify rotation angle)
Set	tings for scaling	
14.	Set the MDCGFXXLSCALE.XLSCALE[13:0] bits.	(Specify left half scaling factor)
15.	Set the MDCGFXXRSCALE.XRSCALE[13:0] bits.	(Specify right half scaling factor)
16.	Set the MDCGFXYTSCALE.YTSCALE[13:0] bits.	(Specify top half scaling factor)
17.	Set the MDCGFXYBSCALE.YBSCALE[13:0] bits.	(Specify bottom half scaling factor)
Exe	ecuting COPYROTSCALE function	
18.	Set the MDCGFXCOLOR.COLOR[7:0] bits.	(Specify fill color/gray level)*1
	*1 Specify only when the MDCGFXCTL.BITMAPEN	bit = 1 or the MDCGFXCTL.FILLEN bit = 1
19.	Set the following bits when using the interrupt:	
	- Write 1 to the MDCINTCTL.GFXIF bit.	(Clear interrupt flag)
	- Set the MDCINTCTL.GFXIE bit to 1.	(Enable MDC interrupt)
20.	Configure the following MDCGFXCTL register bits:	
	- Set the MDCGFXCTL.GFXFUNC[2:0] bits to 0x0.	(Select COPYROTSCALE function)
	- MDCGFXCTL.ALPHAOVRRD bit	(Enable/disable alpha value override)
	- MDCGFXCTL.ALPHAVAL[1:0] bit	(Specify override alpha value)
	- MDCGFXCTL.BITMAPEN bit	(Select image copy or bitmap copy)
	- MDCGFXCTL.BITMAPFMT bit	(Select bitmap format (1-bit or 2-bit))
	- MDCGFXCTL.FILLEN bit	(Enable/disable fill option)
	- MDCGFXCTL.CPYNEGX bit	(Enable/disable horizontal flip option)
	- MDCGFXCTL.CPYNEGY bit	(Enable/disable vertical flip option)
21.	Write 1 to the MDCTRIGCTL.GFXTRIG bit.	(Start copying)

When the copying is finished, the MDCTRIGCTL.GFXTRIG is automatically cleared to 0 and the MDCINTCTL.GFXIF bit is set to 1.

Rotation Parameter

The MDCGFXROTVAL.ROTVAL[8:0] bits specify the counterclockwise angle of rotation of the source image about its center of transformation. The value of the MDCGFXROTLVAL.ROTLVAL[8:0] bits can be calculated from a degree value by the following formula:

MDCGFXROTVAL[8:0] = (<angle in degrees> x 512) / 360

Scaling Parameters

There are four scaling parameters corresponding to top half (MDCGFXYTSCALE.YTSCALE[13:0] bits), bottom half (MDCGFXYBSCALE.YBSCALE[13:0] bits), left half (MDCGFXXLSCALE.XLSCALE[13:0] bits), and right half (MDCGFXXRSCALE.XRSCALE[13:0] bits) of the source window relative to the center of transformation. The scaling factor is the value of the parameter divided by 256. For example, if the value is 512, the scaling is $\times 2$ (double the size).

The following diagram shows an example of image copy with asymmetric scaling and rotation of 45 degrees counterclockwise:



Figure 21.46 Image Copy with Scaling and Rotation Example

The following diagram shows an example of image copy with the use of the MDCGFXCTL.FILLEN bit = 1 (solid fill) to perform "erase" function of the output image:



Figure 21.47 Example of Image Copy with Fill Enabled

The following diagram shows an example of bitmap copy with rotation of 90 degrees counterclockwise:



Figure 21.48 Bitmap Copy with Scaling and Rotation Example

Because of the location of the center of scaling/rotation of the input bitmap, the MDCGFXXLSCALE.XLSCALE[13:0] and MDCGFXYBSCALE.YBSCALE[13:0] bits have no effect.

Image/Bitmap Copying with Horizontal/Vertical Shear

The COPYHVSHEAR function copies a source/input image or bitmap to a destination/output location with horizontal and vertical shearing.

The following shows a procedure to execute the COPYHVSHEAR function:

Window configuration

1.	Set the MDCGFXIBADDR0.IBASEADDR[15:0]	
	and MDCGFXIBADDR1.IBASEADDR[31:16] bits.	(Specify source window base address)
2.	Set the MDCGFXIXCENTER.IXCENTER[9:0] bits.	(Specify X coordinate of center of shearing
		in source window)
3.	Set the MDCGFXIYCENTER.IYCENTER[9:0] bits.	(Specify Y coordinate of center of shearing
		in source window)
4.	Set the MDCGFXIWIDTH.IWIDTH[9:0] bits.	(Specify width of source window)
5.	Set the MDCGFXIHEIGHT.IHEIGHT[9:0] bits.	(Specify height of source window)
6.	Set the MDCGFXISTRIDE.ISTRIDE[9:0] bits.	(Specify source image stride)
7.	Set the MDCGFXOBADDR0.0BASEADDR[15:0]	
	and MDCGFXOBADDR1.OBASEADDR[31:16] bits.	(Specify destination window base address)
8.	Set the MDCGFXOXCENTER.OXCENTER[9:0] bits.	(Specify X coordinate of center of shearing in destination window)
9.	Set the MDCGFXOYCENTER.OYCENTER[9:0] bits.	(Specify Y coordinate of center of shearing
		in destination window)
10.	Set the MDCGFXOWIDTH.OWIDTH[9:0] bits.	(Specify width of destination window)
11.	Set the MDCGFXOHEIGHT.OHEIGHT[9:0] bits.	(Specify height of destination window)
12.	Set the MDCGFXOSTRIDE.OSTRIDE[9:0] bits.	(Specify destination image stride)
Set	ting for shearing	
13.	Configure the following MDCGFXSHEAR register bits	:
	- MDCGFXSHEAR.XSHEAR[6:0] bits	(Specify horizontal shearing factor)
	- MDCGFXSHEAR.YSHEAR[6:0] bits	(Specify vertical shearing factor)
T		
	Set the MDCCEVCOLOD COLODIZ-01 hite	(Constitution of the standard state of the s
14.	set the MDCGFACULOR.COLOR[7:0] DIts.	(Specify fill color/gray level)*1
15	*1 Specify only when the MDCGFXC1L.BITMAPEN	bit = 1 or the MDCGFACTL.FILLEN bit = 1.
15.	Set the following bits when using the interrupt:	(Clean interment flag)
	- WHIE I TO THE MIDCHNIC IL. GFAIF DIL.	(Clear Interrupt Hag)
16	- Set the MIDCINICIL.OFAIE of to 1.	(Enable MDC Interrupt)
10.	Configure the following MDCOFACTL register bits.	(Select CODVIIVSUEAD function)
	- Set the MIDCOFACTL.OFAFUNC[2.0] bits to 0x1.	(Select COP I II V SHEAK Iuliction)
	- MIDCOFACTLALPHAOVKKD UI MDCCEVCTLALPHAVAL[1:0] bit	(Enable/disable alpha value override) (Specify override alpha value)
	- MIDCOFACTLALPHAVAL[1.0] UII MDCCEVCTL DITMADEN hit	(Select image conv or hitmen conv)
	- MIDCOFACTL DITMAPEN UI MDCCEVCTL DITMADEMT bit	(Select hitmen format (1 hit or 2 hit))
	- MDCOFACTL BITMAFTWI DI	(Select Diffiap format (1-bit of 2-bit))
	- WIDCUFACTL.FILLEN UIL MDCCEVCTL SHEADNECY hit	(Enable/disable negative horizontal shear)
	- WIDCUFACTL.SHEADNECV h:+	(Enable/disable negative norizontal shear)
	- WIDCUFACTL ODVNEQY 5:4	(Enable/disable herizontal flip option)
	- MIDCOFACTL CPYNEGY 54	(Enable/disable vertical flip option)
17	- WIDCOFACTL.CFT NEOT DI	(Start conving)
1/.	WHICH TO THE WIDCHNOUTLOFATNO UIL	(Start copying)

When the copying is finished, the MDCTRIGCTL.GFXTRIG is automatically cleared to 0 and the MDCINTCTL.GFXIF bit is set to 1.

Shear Parameters

The shearing transformation maps each source pixel coordinate (relative to the center of transformation of the source window) to a new coordinate in the destination window (relative to the center of transformation of the destination window) according to the following formulas:

 $OX = (IX + (XS/32) \times IY) \qquad OY = (IY + (YS/32) \times IX)$

Where

- OX: Destination pixel X coordinate relative to destination window center of transformation
- OY: Destination pixel Y coordinate relative to destination window center of transformation
- IX: Source pixel X coordinate relative to source window center of transformation
- IY: Source pixel Y coordinate relative to source window center of transformation
- XS: Horizontal shearing factor
 - XS = MDCGFXSHEAR.XSHEAR[6:0] (when the MDCGFXCTL.SHEARNEGX bit = 0)

XS = -MDCGFXSHEAR.XSHEAR[6:0] (when the MDCGFXCTL.SHEARNEGX bit = 1) YS: Vertical shearing factor

- YS = MDCGFXSHEAR.YSHEAR[6:0] (when the MDCGFXCTL.SHEARNEGY bit = 0)
- YS = -MDCGFXSHEAR.YSHEAR[6:0] (when the MDCGFXCTL.SHEARNEGY bit = 1)

The following diagram shows an example of image copy with horizontal shear only (MDCGFXSHEAR.XSHEAR[6:0] bits = 32, MDCGFXSHEAR.YSHEAR[6:0] bits = 0, MDCGFXCTL.SHEARNEGX bit = 0, MDCGFXCTL.SHEARNEGY bit = 0):



Figure 21.49 Image Copy with Horizontal Shear Example

The following diagram shows an example of image copy with vertical shear only MDCGFXSHEAR.XSHEAR[6:0] bits = 0, MDCGFXSHEAR.YSHEAR[6:0] bits = 32, MDCGFXCTL.SHEARNEGX bit = 0, MDCGFXCTL.SHEARNEGY bit = 0):



Figure 21.50 Image Copy with Vertical Shear Example

The following diagram shows an example of two bitmap copy operations, one with a horizontal-only shear and the other with a vertical-only shear, and each having different center of shear:



Figure 21.51 Image Copy with Horizontal and Vertical Shear Example

Notes:

- When the MDCGFXCTL.SHEARNEGX bit = 1, the MDCGFXIYCENTER.IYCENTER[9:0] bits must be set to the vertical center of the source image.
- When the MDCGFXCTL.SHEARNEGY bit = 1, the MDCGFXIXCENTER.IXCENTER[9:0] bits must be set to the horizontal center of the source image.

21.6.5 Event Processor

Overview

The Event Processor is a basic processor that has a limited instruction set (5-bit opcode). It can execute instructions when triggered by an interrupt event. The following block diagram shows the Event Processor system connections:



Figure 21.52 Event Processor Block Diagram

The Event Processor has access to the internal system bus and it can read and write to any location in the Memory Map. It can be used to independently execute tasks such as reading the RTC time values and updating the display without the need to wake up the host MCU. The Event Processor trigger is enabled by setting MDCEPCTRL.EPEN to 1.

The trigger signal is selectable from four sources by programming MDCEPCTRL.TRIGSEL[1:0]: RTC interrupt (0), MDC interrupt (1), combined interrupt (2), and PORT (GPIO) interrupt (3).

The following shows the Event Processor state diagram:



Figure 21.53 Event Processor State Diagram

After reset, the Event Processor trigger is disabled (MDCEPCTRL.EPEN = 0) and the Event Processor is in the IDLE state. When the Event Processor trigger is enabled (MDCEPCTRL.EPEN = 1), it waits for the trigger signal (TRIG) to go high. The trigger signal does high on the rising edge of the selected trigger source. When the trigger signal goes high, the Event Processor hardware turns on the System Clock and goes into the EXECUTE state to start fetching and executing instructions read from the starting base address specified by MDCEPBASEADDR[31:0]. The Event Processor will continue sequentially fetching and executing valid instructions until the END instruction or an invalid instruction code is read, at which time the Event Processor will

clear the TRIG signal (CLRTRIG=1), go back to IDLE state (waiting for the next trigger event), and turn off the system clock (only if SYSCTRL.IOSCEN=0).

NOTES:

- 1. While the Event Processor is in the EXECUTE state, any rising edge of the trigger source signal has no effect and will be missed. The time between the rising edges of the interrupt source is expected to be longer than the execution time of the Event Processor program. The Event Processor program is responsible for clearing the interrupt source signal to 0 so that the next interrupt event will generate a rising edge for the trigger signal.
- 2. The Event Processor cannot be forced back to IDLE state while it is in EXECUTE state. Clearing the MDCEPCTRL.EPEN bit to 0 while the Event Processor is in EXECUTE state will only disable the trigger source from setting the TRIG signal to 1. The Event Processor will continue to be in the EXECUTE state until an END or invalid instruction is encountered, at which point it will go to the IDLE state and turn off the system clock. If the Host software wants to monitor the status of the Event Processor, it is recommended that one of the Pxx port pins is used as an "Event Processor status" bit to a GPIO input of the Host MCU. The Event Processor code should set this port bit HIGH in the beginning and clear it to LOW before the END instruction.

Instruction Set and Registers

There are no "jump" or "branch" instructions in the Event Processor's instruction set and instructions are fetched and executed sequentially.

The Event Processor has two 32-bit data registers, **AREG**[31:0] and **BREG**[31:0], and a 24-bit address register, **ADDR**[31:8].

Each instruction is a byte with the upper 5 bits containing the instruction code and the lower 3 bits containing an optional parameter field. Depending on the instruction, the instruction byte is followed by optional parameter bytes.

The following table describes the instruction set for the Event Processor:

	Bĭ	IE1				
INSTRUCTION	OPCODE	PARAM0	BYTE2	BYTE3	BYTE4	DESCRIPTION
LDADDR	00000b	-	addr[15:8]	addr[23:16]	addr[31:24]	Load ADDR [31:8] register with immediate 24-bit value (3 parameter bytes).
RDREG8I	00001b	<dest8></dest8>	<immval></immval>	-	-	Load immediate byte value <imm val=""> into AREG or BREG (destination specified by <dest8>). <dest8> 000b destination is AREG[7:0] 001b destination is AREG[15:8] 010b destination is AREG[23:16] 011b destination is BREG[31:24] 100b destination is BREG[15:8] 101b destination is BREG[15:8] 101b destination is BREG[15:8]</dest8></dest8></imm>
						110b destination is BREG [23:16] 111b destination is BREG [31:24]
RDREG8	00010Ь	<dest8></dest8>	<regaddr></regaddr>	-	-	Load a byte into AREG or BREG (destination is specified by <dest8>) with value read from {ADDR[31:8], <regaddr>}. <dest8> 000b destination is AREG[7:0] 001b destination is AREG[15:8] 010b destination is AREG[23:16] 011b destination is BREG[7:0] 101b destination is BREG[7:0] 101b destination is BREG[23:16] 110b destination is BREG[31:24]</dest8></regaddr></dest8>
RDREG16	00011b	<dest16></dest16>	<regaddr></regaddr>	-	-	Load a word into AREG or BREG (destination is specified by <dest16>) with value read from {ADDR[31:8], <regaddr>}. <dest16> x0xb destination is AREG[15:0] x1xb destination is BREG[15:0]</dest16></regaddr></dest16>
RDREG32	00100b	<dest32></dest32>	<regaddr></regaddr>	-	-	Load a long word into AREG or BREG (destination is specified by <dest32>) with value read from {ADDR[31:8], <regaddr>}. <dest32> xx0b destination is AREG[31:0] xx1b destination is BREG[31:0]]</dest32></regaddr></dest32>

Table 21.35 Event Processor Instruction Set

WRREG8	00101b	<src8></src8>	<regaddr></regaddr>	-	-	Write a byte value from AREG or BREG (source is specified by <src8>) to the location specified by {ADDR[31:8], <regaddr>}. <src8> 000b source is AREG[7:0] 001b source is AREG[15:8] 010b source is AREG[23:16] 011b source is BREG[31:24] 100b source is BREG[15:8]</src8></regaddr></src8>
						1100 Source IS BREG[23:16] 111b Source is BREG[31:24]
WRREG16	00110b	<src16></src16>	<regaddr></regaddr>	-	-	Write a word value from AREG or BREG (source is specified by <src16>) to the location specified by {ADDR[31:8], <regaddr>}. <src16> x0xb source is AREG[15:0]</src16></regaddr></src16>
WRREG32	00111b	<src32></src32>	<regaddr></regaddr>	-	-	x1xb source is BREG[15:0] Write a long word value from AREG or BREG (source is specified by <src32>) to the location specified by {ADDR[31:8], <regaddr>}. <src32> <src32> xx0b source is AREG[31:0] xx1b source is BREG[31:0]</src32></src32></regaddr></src32>
WAITEVENT	01000b	<trigsel></trigsel>	-	-	-	Wait for one of the 4 triggers signals to go high. <trigsel> selects which signal to wait on. The Event Processor will not fetch the next instruction until the trigger goes high. <triggel> x00b – wait on RTC interrupt x01b – wait on MDC interrupt x10b – wait on HIFIRQ interrupt x11b – wait on PORT (GPIO) interrupt</triggel></trigsel>
NIBBMULT	01001b	<nibbsel></nibbsel>	-	-	-	Nibble multiply instruction. BREG[31:0] <= <nibble> * BREG[15:0] <nibbsel> 000b - <nibble> is AREG[3:0] 001b - <nibble> is AREG[7:4] 010b <nibble> is AREG[15:12] 100b <nibble> is AREG[15:12] 100b <nibble> is AREG[15:12] 101b <nibble> is AREG[15:12] 101b <nibble> is AREG[15:12] 101b <nibble> is AREG[23:20] 110b <nibble> is AREG[27:24] 111b <nibble> is AREG[31:28]</nibble></nibble></nibble></nibble></nibble></nibble></nibble></nibble></nibble></nibble></nibbsel></nibble>
BYTEMULT	01010b	<bytesel></bytesel>	-	-	-	Byte multiply instruction BREG[31:0] <= <byte> * BREG[15:0] <bytesel> x00b <byte> is AREG[7:0] x01b <byte> is AREG[15:8] x10b <byte> is AREG[23:16] x11b <byte> is AREG[31:24] BREG[24:0]</byte></byte></byte></byte></bytesel></byte>
ADDREGS	01011b	-	-	-	-	BREG[31:0] <= AREG[31:0] + BREG[31:0]
ADDA	01100b	Addval	Addval [7·∩]	-	-	Add an 11-bit value to AREG [31:0]. AREG [31:0] <= AREG [31:0] + addval[10:0]
BCDCONV	01101b	-	-	-	-	Convert {AREG[7:4], AREG[3:0]} from BCD to binary

SHIFTRIGHTA	01110b	<shiftsel></shiftsel>	-	-	-	Shift right AREG [31:0] by amount determined by <shiftsel>.</shiftsel>
						<shiftsel> x00b – shift right by 4 (divide by16) x01b – shift right by 8 (divide by 256) x10b – shift right by 12 (divide by 4096) x11b – shift right by 16 (divided by 65536)</shiftsel>
END	11111b	-	-	-	-	Go back to IDLE state and turn off system clock.

Assembly Language for Event Processor

A C include file "eventprocessor.h" is provided which has macro definitions for a set of assembly language instructions to make Event Processor programming code more human-readable. The following is a snippet from the "eventprocessor.h" file which lists the assembly language instructions available:

******* // EVENT PROCESSOR Assembler Basic Instructions // Load address register (ADDR) with upper 24 bits of <Address> 4-byte instruction #define LDADDR (Address) EP_LDADDR, ((Address)>>8)&0xFF, ((Address)>>16)&0xFF, ((Address)>>24)&0xFF // Read immediate 8-bit <immval> value to <dst8> register // 2-byte instruction
// 2-byte instruction
// <dst8> is one of AREG7_0, AREG15_8, AREG23_16, AREG31_24, BREG7_0, BREG15_8, BREG23_16, BREG31_24
fine RDREG8I(dst8,immval) EP_RDREG8I(dst8&0x7),immval #define RDREG8I(dst8,immval) Read 8-bit value from location specified by {ADDR, <regaddr>} to <dst8> register // 2-byte instruction // <dst16> is one of AREG15_0, AREG31_16, BREG15_0, BREG31_16 #define RDREG16(dst16,regaddr) EP_RDREG16|(dst16&0x7),regaddr // Read 32-bit value from location specified by {ADDR, <regaddr
// Z-byte instruction
// <dst32> is one of AREG31_0, BREG31_0
// <dst32 register</pre> #define RDREG32(dst32,regaddr) EP_RDREG32 | (dst32&0x7), regaddr // Write 8-bit value from <src8> register to location specified by {ADDR, <regaddr>} // 2-byte instruction
// 2-byte instruction
// <src8> is one of AREG7 0, AREG15 8, AREG23_16, AREG31_24, BREG7_0, BREG15_8, BREG23_16, BREG31_24
#define WRREG8(src8 ,regaddr) EP_WRREG8 |(src8 &0x7),regaddr
// Write 16-bit value from <src16> register to location specified by {ADDR, <regaddr>} // Write 32-bit value from <src32> register to location specified by {ADDR, <regaddr>}
// 2-byte instruction
// <src32> is one of AREG31_0, BREG31_0
#define WRREG32(src32,regaddr) EP_WRREG32|(src32 &0x7),regaddr // Wait on event/interrupt source specified by <trigsel> // 1-bvte instruction // <trigsel> is one of EP_RTCINT, EP_MDCINT, EP_ALLINT, EP_GPIOINT #define WAITEVENT(trigsel) EP_WAITEVENT|(trigsel&0x7) // Nibble multiply by BREG[15:0]: BREG[31:0] = <nibbsel> * BREG[15:0] // 1-byte instruction // <nibbsel> is one of AREG3_0, AREG7_4, AREG11_8, AREG15_12, AREG19_16, AREG23_20, AREG27_24, AREG31_28 fine NIBBLEMULT(nibbsel) EP_NIBBLEMULT|(nibbsel&0x7) #define NIBBLEMULT(nibbsel) // Byte multiply by BREG[15:0]: BREG[31:0] = <bytesel> * BREG[15:0] // 1-byte instruction
// <bytesel> is one of AREG7_0, AREG15_8, AREG23_16, AREG31_24 #define BYTEMULT(bytesel) EP_BYTEMULT | (bytese1&0x7) // Add AREG[31:0] and BREG[31:0]: BREG[31:0] = AREG[31:0] + BREG[311:0] // 1-byte instruction
#define ADDREGS() EP ADDREGS // Add 11-bit <imm11bit> value to AREG[31:0]: AREG[31:0] = AREG[31:0] + <imm11bit> 2-byte instruction #define ADDA(imm11bit) EP_ADDA | ((imm11bit>>8)0x7), (imm11bit & 0xFF) // Convert {AREG[7:4], AREG[3:0]} from BCD to binary
// 1-byte instruction
#define BCDCONV() EP_BCDCONV // Shift right AREG[31:0] by <shiftsel> // 1-byte instruction
// <shiftsel> is one of SHIFTRIGHT4, SHIFTRIGHT8, SHIFTRIGHT12, SHIFTRIGHT16 #define SHIFTRIGHTA(shiftsel) EP_SHIFTRIGHTA|(shiftsel&0x7) // End instruction // 1-byte instruction
#define END EP END .. // EVENT PROCESSOR Assembler Combined Instructions //****** // Load immediate 8-bit <imm8> value to AREG[7:0] // 2-byte instruction #define LDAREG8(imm8) RDREG8I(AREG7 0 , (imm8>>0) & 0xFF) // Load immediate 16-bit <imm16> value to AREG[15:0] // 4-byte instruction RDREG8I(AREG7_0 , (imm16>>0) & 0xFF),¥ RDREG8I(AREG15_8 , (imm16>>8) & 0xFF) #define LDAREG16(imm16) // Load immediate 32-bit <imm32> value to AREG[31:0] // 8-byte instruction
#define LDAREG32(imm32) RDREG8I(AREG7_0 , (imm32>>0) & 0xFF),¥ RDREG8I(AREG15_8 , (imm32>>8) & 0xFF),¥ RDREG8I(AREG23_16, (imm32>>16) & 0xFF),¥

RDREG81 (AREG31 24, (imm32>>24) & 0xFF) // Load immediate 8-bit <imm8> value to BREG{7:0] // 2-byte instruction
#define LDBREG8(imm8) RDREG8I(BREG7_0 , (imm8>>0) & 0xFF) // Load immediate 16-bit <imm16> value to BREG{15:0] // 4-byte instruction RDREG81(BREG7 0 , (imm16>>0) & 0xFF),¥ RDREG81(BREG15_8 , (imm16>>8) & 0xFF) #define LDBREG16(imm16) // Load immediate 32-bit <imm32> value to BREG[31:0] / 8-byte instruction RDREG81(BREG7_0 , (imm32>>0) & 0xFF),¥ RDREG81(BREG15_8 , (imm32>>8) & 0xFF),¥ RDREG81(BREG23_16, (imm32>>16) & 0xFF),¥ #define LDBREG32(imm32) RDREG8I(BREG31 24, (imm32>>24) & 0xFF) // Direct write 8-bit value: Write immediate 8-bit <imm8> value to location specified by <address>
// NOTE: AREG[7:0] is used as the holding register for the data
// 8-byte instruction #define VALWR8D(address, imm8) LDAREG8(imm8), LDADDR(address), WRREG8(AREG7 0, (address)&0xFF) // Direct write 16-bit value: Write immediate 16-bit <imm16> value to location specified by <address>
// NOTE: AREG[15:0] is used as the holding register for the data 10-byte instruction #define VALWR16D(address, imm16) LDAREG16(imm16), LDADDR(address), WRREG16(AREG15_0, (address)&0xFF) / Direct write 32-bit value: Write immediate 32-bit <imm32> value to location specified by <address> / NOTE: AREG[31:0] is used as the holding register for the data // 14-byte instruction #define VALWR32D(address, imm32) LDAREG32 (imm32), LDADDR (address), WRREG32 (AREG31 0, (address) & 0xFF) // Direct read 8-bit value: Read 8-bit value from location specified by <address> to <dst8> register // 6-byte instruction
// 6-byte instruction
// <dst8 is one of AREG7_0, AREG15_8, AREG23_16, AREG31_24, BREG7_0, BREG15_8, BREG23_16, BREG31_24
fine REGRD8D(dst8, address) LDADDR(address), RDREG8(dst8, (address)&0xFF)</pre> #define REGRD8D(dst8, address) // Direct read 16-bit value: Read 16-bit value from location specified by <address> to <dst16> register // 6-bvte instruction // Direct read 32-bit value: Read 32-bit value from location specified by <address> to <dst32> register // 6-byte instruction
// <dst32> is one of AREG31_0, BREG31_0 LDADDR (address), RDREG32 (dst32, (address) &0xFF) #define REGRD32D(dst32, address) // Direct write 8-bit value: Write 8-bit value from <src8> register to location specified by <address> // 6-byte instruction #define REGWR8D(src8, address) LDADDR(address), WRREG8(src8, (address)&0xFF) // Direct write 16-bit value: Write 16-bit value from <src16> register to location specified by <address> 6-byte instruction #define REGWR16D(src16, address) LDADDR(address), WRREG16(src16, (address)&0xFF) // Direct write 32-bit value: Write 32-bit value from <src32> register to location specified by <address> // 6-byte instruction
#define REGWR32D(src32, address) LDADDR(address), WRREG32(src32, (address)&0xFF) // EVENT PROCESSOR Assembler B Register Indirect Read/Write Instructions // Indirect 8-bit read: Read 8-bit value from location specified by BREG[31:0] into <dst8> register // Indirect 8-Dit requ. // 30-byte instruction // <dst8> is one of AREG7_0, AREG15_8, AREG23_16, AREG31_24 // dummy definition, <dst8> is AREG7_0, AREG15_8, AREG23_16, or AREG31_24 DEEC(31:01 into <dst16> regis DEEC(31:01 into <dst16> regis #define REGRD8BI(dst8) // Indirect 16-bit read: Read 16-bit value from location specified by BREG[31:0] into <dst16> register // 30-byte instruction
// <dst16> is one of AREG15_0, AREG31_16 #define REGRD16BI(dst16) // dummy definition, <dst16> is AREG15_0 or AREG31_16 // Indirect 32-bit read: Read 32-bit value from location specified by BREG[31:0] into AREG[31:0]
// 30-byte instruction
#define REGRD32BI() // dummy definition // Indirect 8-bit write: Write 8-bit value from <src8> register to location specified by BREG[31:0] // 30-byte instruction #define REGWR8BI(src8) // dummy definition, <src8> is AREG7_0, AREG15_8, AREG23_16, or AREG31_24 / Indirect 16-bit write: Write 16-bit value from <src16> register to location specified by BREG[31:0] 30-byte instruction #define REGWR16BI(src16) // dummy definition, <src16> is AREG15_0 or AREG31_16 // Indirect 32-bit write: Write 32-bit value from AREG[31:0] to location specified by BREG[31:0] 30-byte instruction // dummy definition #define REGWR32BI()

Assembly Programming for Event Processor in C Language

The following is a recommended method for programming and running Event Processor code in the C language: 1. Add a '#include "eventprocessor.h" statement in the C application source file. 2. For each Event Processor program, declare a constant byte array and initialize it with Event Processor assembly instructions as shown in the following example:

- 3. Copy the byte array contents of the Event Processor program from the Host MCU flash/ROM memory to an off-screen RAM location in the S1D13C00 and program the MDCEPBASEADDR[31:0] register with the address of the RAM location.
- 4. Program the MDCEPCTRL.TRIGSEL[1:0] bits to select the interrupt trigger signal to use.
- 5. Set MDCEPCTRL.EPEN bit 1 to enable the Event Processor trigger.

Assembler for Event Processor

An assembler software (EPas.exe) is available which enables writing assembly language code in a file with assembly instructions that are terminated by ';'. The assembler accepts an input file with .ep suffix and generates a C include file with .h suffix which contains the constant byte array declaration and initialization with assembly language instructions. The .h file can then be included in the C application program for downloading and executing the Event Processor code in the S1D13C00.

The following shows an example assembler input file called "sampleprog.ep" and the generated "sampleprog.h" file:

Source "sampleprog.ep" file

```
//-----
                      _____
// ORIGIN 200100F2
  LDAREG16(0x1234);
                                        // Write 0x1234 to location 0x20005678
  REGWR16D(AREG15_0, 0x20005678);
      // Calculate location of 3-character weekday string
  REGRD8D(AREG7 0, RTC WKYR+1); // Read weekday value to AREG[7:0]
                                // BREG[15:0] = 3
  LDBREG16(3);
                                // BREG[31:0] = 3*weekday
  BYTEMULT (AREG7 0);
  LDAREG32(RAM BASE+0x16000);
                               // AREG[31:0] = Base of weekday strings table
  ADDREGS();
                                // BREG[31:0] = BREG[31:0] + AREG[31:0]
  REGRD32BI();
                                 // Special "BREG indirect" read instruction
                                 // Read 3-character string to AREG[23:0]
  END;
```

Generated "sampleprog.h" file after "EPas.exe sampleprog.ep" is executed:

```
const uint8_t sampleprog[] = {
//------
// ORIGIN 200100F2
  LDAREG16(0x1234),
                                       // Write 0x1234 to location 0x20005678
  REGWR16D(AREG15 0, 0x20005678),
     // Calculate location of 3-character weekday string
  REGRD8D(AREG7_0, RTC_WKYR+1), // Read weekday value to AREG[7:0]
                                // BREG[15:0] = 3
  LDBREG16(3),
  BYTEMULT (AREG7 0),
                                // BREG[31:0] = 3*weekday
  LDAREG32(RAM_BASE+0x16000),
                               // AREG[31:0] = Base of weekday strings table
  ADDREGS(),
                                // BREG[31:0] = BREG[31:0] + AREG[31:0]
// REGRD32BI(AREG31 0) expansion
LDADDR(0x2001012D),
                            // Fill in RDREG32(AREG31 0, 0) second parameter
WRREG8(BREG7 0, 0x2D),
LDADDR(0x20010129),
                            // Fill in LDADDR(0) parameter
WRREG8(BREG15 8, 0x29),
LDADDR (0x2001012A),
WRREG8(BREG23_16, 0x2A),
LDADDR(0x2001012B),
WRREG8(BREG31 24, 0x2B),
LDADDR(0),
                         /* <- dummy 0 value */
                        /* <- dummy 0 value */
RDREG32(AREG31 0, 0),
                 // Special "BREG indirect" read instruction
                                // Read 3-character string to AREG[23:0]
  END
};
// Code Size: 61 bytes
```

21.7 Interrupts

		•	
Interrupt	Interrupt flag	Set condition	Clear condition
Graphics	MDCINTCTL.GFXIF	When Drawing or Copying engine is finished.	Writing 1
Display Update	MDCINTCTL.UPDIF	When Display Updater is finished updating the panel.	Writing 1
VCNT counter match	MDCINTCTL.VCNTIF	During display update, when the VCNT counter matches the VCNTCOMP value.	Writing 1

The MDC has a function to generate the interrupts shown in Table 21.36.

Table 21.36 MDC Interrupt Function

The MDC provides interrupt enable bits corresponding to each interrupt flag. An interrupt request is sent to the Host MCU only when the interrupt flag, of which interrupt has been enabled by the interrupt enable bit, is set. Figure 21.54 shows a diagram of the MDCINT interrupt signal. The MDCINT signal is logical ORed with interrupt signals from other peripherals to generate the HIFIRQ interrupt signal to the host MCU. See Section 22 ("Interrupts") for more details on the HIFIRQ output.



Figure 21.54 MDCINT Interrupt Circuit

22. Interrupts

Each peripheral in the S1D13C00 has an active-high interrupt output signal and the interrupt output signals from all peripherals are ORed together to generate the HIFRQ output to the host MCU. The SYSCTRL.IRQPOL bit is used to configure the polarity of the HIFIRQ output. Figure 22.1 shows the circuit for the HIFIRQ output.



Figure 22.1 HIFIRQ Output Circuit

Each peripheral has its own individual interrupt enable control registers.

23. Mechanical Data



Figure 23.1 S1D13C00 TQFP13-64 Package Diagram



Figure 23.2 S1D13C00 WCSP-64 Package Diagram

24. Revision History

Rev. No.	Date	Page	Category	Contents
1.2	10/16/2019	20		 Section 4.2.4. Initial state of QSPID0 was corrected to be "O (L)" from "Hi-Z".
1.1	11/01/2019			 Added descriptions for support of EPD (electrophoretic deposition) panels interface.
1.0	04/09/2018			Initial public release.





For Sales and Technical Support, contact the Epson representative for your region.

https://global.epson.com/products_and_drivers/semicon/information/support.html



Document Code: XB8A-A-001-01 First Issue May 2018 Revised October 2019