S1C31 Manual errata

ITEM: Real-Time Clock (RTCA) Theoretical Regulation Function							
Object manuals	Document codes	Items			Pages		
S1C31W74 Technical Manual	413374500	10.3.2 Function	Theoretical	Regulation	10-2		
S1C31D01 Technical Manual	413520400	10.3.2 Function	Theoretical	Regulation	10-2		

(Error)

10.3.2 Theoretical Regulation Function

The time-of-day clock loses accuracy if the OSC1 frequency fosc1 has a frequency tolerance from 32.768 kHz. To correct this error without changing any external part, RTCA provides a theoretical regulation function. Follow the procedure below to perform theoretical regulation.

1. Measure the frequency tolerance "m $[\mbox{ppm}]$ " of fosc1.

2. Determine the theoretical regulation execution cycle time "n seconds."

3. Determine the value to be written to the RTCCTL.RTCTRM[6:0] bits from the results in Steps 1 and 2.

4. Write the value determined in Step 3 to the RTCCTL.RTCTRM[6:0] bits periodically in n-second cycles using an RTCA alarm or second interrupt.

5. Monitor the RTC1S signal to check that every n-second cycle has no error included.

The correction value for theoretical regulation can be specified within the range from -64 to +63 and it should be written to the RTCCTL.RTCTRM[6:0] bits as a two's-complement number. Use Eq. 9.1 to calculate the correction value.

n: Theoretical regulation execution cycle time [second] (time interval to write the correct value to the RTCCTL.

RTCTRM[6:0] bits periodically via software)

m: OSC1 frequency tolerance [ppm]

(Correct)

10.3.2 Theoretical Regulation Function

The time-of-day clock loses accuracy if the OSC1 frequency fosc1 has a frequency tolerance from 32.768 kHz. To correct this error without changing any external part, RTCA provides a theoretical regulation function. Follow the procedure below to perform theoretical regulation.

1. Determine the correction value of frequency tolerance "m [ppm] =- {(fOSC1-32768[Hz]) /

32768[Hz]}×10⁶" by measuring the fosc1.

2. Determine the theoretical regulation execution cycle time "n seconds."

3. Determine the value to be written to the RTCCTL.RTCTRM[6:0] bits from the results in Steps 1 and 2.

4. Write the value determined in Step 3 to the RTCCTL.RTCTRM[6:0] bits periodically in n-second cycles using an RTCA alarm or second interrupt.

5. Monitor the RTC1S signal to check that every n-second cycle has no error included.

The correction value for theoretical regulation can be specified within the range from -64 to +63 and it should be written to the RTCCTL.RTCTRM[6:0] bits as a two's-complement number. Use Eq. 9.1 to calculate the correction value.

n: Theoretical regulation execution cycle time [second] (time interval to write the correct value to the RTCCTL.

RTCTRM[6:0] bits periodically via software)

m: OSC1's correction value of frequency tolerance [ppm]

S1C31 Manual errata

ITEM: LCD Driver Operatio	ons							
Object manuals	Document codes	Items	Pages					
S1C31W74 Technical Manual	413374500	20.5.2 Display On/Off	20-8					
(Error)								
When "Display off" is selected, the drive voltage supply stops and the LCD driver pin outputs are all set to VSS level. Since "All on" and "All off" directly control the driving waveform output by the LCD driver, data in the display data RAM is not altered. The common pins are set to dynamic drive for "All on" and to static drive for "All off." This function can be used to make the display flash on and off without altering the display memory.								
(Correct)								
When "Display off" is selected, the drive voltage supply stops and the LCD driver pin outputs are all set to VSS level. Since "All on" and "All off" directly control the driving waveform output by the LCD driver, data in the display data RAM is not altered. The common pins are set to dynamic drive for "All on" and to static drive for "All off." This function can be used to make the display flash on and off without altering the display memory.								
As a workaround, there is a terminal. Consider the load c	means to insert a apacitance and op er, if a resistor is	fluctuation in LCD panel load at high a resistor between the VC2 terminal perating temperature of the LCD pane inserted between the VC2 terminal	and the VC1 el and decide					

S1C31 Manual errata

ITEM: Fla	sh Memory F	Pin							
Object man	uals		Docume	nt codes	Items	Pages			
S1C31W74 Technical Manual		4133745	00	1.3.3 Pin Descriptions	1-8				
				4.3.1 Flash Memory Pin	4-2				
					24 Basic External Connection Diagram	24-1			
(Error)									
1.3.3 Pin [Descriptions								
L	, -		т	able 1.3.3	1 Pin Description				
P26	P26	I/O	Hi-Z	-	I/O port				
	EXOSC				Clock generator external clock input				
4.3.1 Flasl	h Memory Pin	Ì	Tab	00/211	Flash Memory Pin				
Pin na	ame	I/O		itial status	Flash Memory Pin Function				
VPP		P		-	Flash programming power supply				
24 Basic External Connection Diagram									
(Correct)									
1.3.3 Pin [Descriptions		_						
L	Table 1.3.3.1 Pin Description								
P26	P26 (ENVPP) EXOSC	1/O	Hi-Z	Hi-Z – I/O port (Flash programming control signal output) Clock generator external clock input					

.3.1 Flash Memo	2	Table 4.3.1.1 Fla	ash Memory Pin				
Pin name	I/O	Initial status	Function				
Vpp	Р	_	Flash programming power supply				
(ENVPP)	<u>O or Hi-Z</u>	<u>Hi-Z</u>	Flash programming control signal output				
trical Characteristic	s" chapter.		onditions, Flash programming voltage VPP" in the "Ele				
4 Basic External	Connection Dia	gram					
	<u>EN\</u> #RES	WD /PP	VDD RDBG2 Debugging tool				

S1C31 Manual Errata

ITEM Flash Programming							
Object manual	Document code	item	Page				
S1C31W74 Technical Manual	413374500	1.1 Features	1-2				
		4.3.3 Flash Programming					
		23.2 Recommended Operating Conditions	23-1				
		24 Basic External Connection Diagram	24-1				
		Appendix C Mounting Precautions	AP-C-1				

(Error)

1.1 Features

Power supply voltage				
VDD operating voltage	1.8 to 3.6 V			
VDD operating voltage for Flash programming	2.7 to 3.6 V (when the internal voltage booster is used)			
VDD operating voltage when LCD driver is used	2.5 to 3.6 V			

4.3.3 Flash Programming

The Flash memory supports on-board programming, so it can be programmed using a flash loader.

The VPP voltage can be supplied from either an external power supply or the internal voltage booster.

Choose the flash loader according to the VPP power supply to be used.

Notes: When the internal voltage booster is used, 2.7 V or more VDD voltage is required.

23.2 Recommended Operating Conditions

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power supply voltage	VDD	For normal operation	1.8	-	3.6	V
		For Flash programming	2.7	-	3.6	V
		For LCD driver operation	2.5	-	3.6	V
Capacitor between Vss and VPP	CVPP	*5	-	0.1	-	μF

*5 CVPP should be connected only when the VPP voltage is not stable.

24 Basic External Connection Diagram

VDD 1.8–3.6 V, 2.5–3.6 V *1, or 2.7–3.6 V *2 1.8-3.6 V, V_{D1}

*1: When the LCD driver is used

*2: For Flash programming (when VPP is generated internally)

Appendix C Mounting Precautions

VPP pin

If fluctuations in the Flash programming voltage VPP is large, connect a capacitor CVPP between the Vss and VPP pins to suppress fluctuations within VPP \pm 1 V. The CVPP should be placed as close to the VPP pin as possible and use a sufficiently thick wiring pattern that allows current of several tens of mA to flow.

(Correct)

1.1 Features

Power supply voltage			
VDD operating voltage	1.8 to 3.6 V		
VDD operating voltage for Flash programming 2.4 to 3.6 V (when VPP is supplied externally)			
	2.7 to 3.6 V (when VPP is generated internally)		
VDD operating voltage when LCD driver is used	2.5 to 3.6 V		

4.3.3 Flash Programming

The Flash memory supports on-board programming, so it can be programmed using a flash loader.

The VPP voltage can be supplied from either an external power supply or the internal voltage booster.

The VPP voltage can also be generated by the internal power supply for generating the Flash programming

voltage. Be sure to connect a capacitor CVPP between the Vss and VPP pins for stabilizing the voltage

when the VPP voltage is supplied externally or for generating the voltage when the internal power supply is used.

The VPP pin must be left open except when programming the Flash memory. However, it is not necessary

to disconnect the wire when using "Bridge Board (S5U1C31001L)" to supply the VPP voltage,

as Bridge Board controls the power supply so that it will be supplied during Flash programming only.

Notes: When the VPP voltage is supplied externally, 2.4 V or more VDD voltage is required.

· When the VPP voltage is generated internally, 2.7 V or more VDD voltage is required

• Be sure to avoid using the VPP pin output for driving external circuits when the VPP voltage is generated internally.

23.2 Recommended Operating Conditions

ltem	Symbol	Condition		Min.	Тур.	Max	Unit
Power supply voltage	VDD	For normal operation		1.8	-	3.6	V
		For Flash	When VPP is supplied externally	2.4	-	<u>3.6</u>	V
		programming	When VPP is generated internally	2.7	-	3.6	V
		For LCD driver of	operation	2.5	-	3.6	V
Capacitor between VSS and VPP	CVPP	<u>*5</u>		-	0.1	-	μF

*5 CVPP should be connected only when the VPP voltage is not stable.

